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ABSTRACT 
 
Linearization and Efficiency Enhancement Techniques for RF and Baseband Analog 
Circuits. (December 2010) 
Mohamed Salah Mohamed Mobarak, B.S., Cairo University, Egypt; 
M.S., Cairo University, Egypt 
Chair of Advisory Committee: Dr. Edgar Sanchez-Sinencio 
 
 High linearity transmitters and receivers should be used to efficiently utilize the 
available channel bandwidth. Power consumption is also a critical factor that determines 
the battery life of portable devices and wireless sensors. Three base-band and RF 
building blocks are designed with the focus of high linearity and low power 
consumption.  
An architectural attenuation-predistortion linearization scheme for a wide range 
of operational transconductance amplifiers (OTAs) is proposed and demonstrated with a 
transconductance-capacitor (Gm-C) filter. The linearization technique utilizes two 
matched OTAs to cancel output harmonics, creating a robust architecture. Compensation 
for process variations and frequency-dependent distortion based on Volterra series 
analysis is achieved by employing a delay equalization scheme with on-chip 
programmable resistors. The distortion-cancellation technique enables an IM3 
improvement of up to 22dB compared to a commensurate OTA without linearization. A 
 iv 
proof-of-concept lowpass filter with the linearized OTAs has a measured IM3 < -70dB 
and 54.5dB dynamic range over its 195MHz bandwidth. 
Design methodology for high efficiency class D power amplifier is presented. 
The high efficiency is achieved by using higher current harmonic to achieve zero voltage 
switching (ZVS) in class D power amplifier. The matching network is used as a part of 
the output filter to remove the high order harmonics. Optimum values for passive circuit 
elements and transistor sizes have been derived in order to achieve the highest possible 
efficiency. The proposed power amplifier achieves efficiency close to 60% at 400 MHz 
for -2dBm of output power.  
High efficiency class A power amplifier using dynamic biasing technique is 
presented. The power consumption of the power amplifier changes dynamically 
according to the output signal level. Effect of dynamic bias on class A power amplifier 
linearity is analyzed and the results were verified using simulations. The linearity of the 
dynamically biased amplifier is improved by adjusting the preamplifier gain to guarantee 
constant overall gain for different input signal levels.  
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CHAPTER I 
INTRODUCTION 
 
1.1 Motivation  
 Internet, smart phones, and global positioning system (GPS) navigation have 
become an essential part of our daily lives. Advances in communication technologies 
enabled the integration of multiple features to a single device, for example mobile 
phones are used to transfer videos as well data over the internet and they can be used as 
GPS navigation devices beside their main use of transmitting voice signals. Moreover, 
many new applications that utilize wireless bandwidth have recently emerged such as 
satellite communications which is being used to provide important services to remote 
locations. These advances in wireless systems led to a very crowded wireless spectrum. 
The amount of data required to be transmitted over the wireless connections has 
increased significantly while the available bandwidth is very limited.  
New techniques must be used in order to allow high data rate transmission over 
the available bandwidth and to extract the weak signal received in the presence of strong 
interference. Low noise receivers are necessary to distinguish the received signal from 
the noise level. On the other hand, high linearity receiver is required to minimize the 
effect of the interfering signals over the desired signal.  
  
 
 
 
____________ 
This dissertation follows the style of IEEE Journal of Solid-State Circuits. 
 2 
Low power operation is also desired for mobile transceivers. In some 
applications, such as sensor networks or implantable medical sensors, power 
consumption is a crucial factor when designing the transceiver building blocks. The goal 
of this research is to develop new circuits and techniques to build high linearity receivers 
and high efficiency transmitters.  While the noise contribution of the first block in 
wireless receiver is the most critical compared to the rest of the receiver, the non-
linearity of base-band blocks in wireless receivers is the dominant source of non-
linearity in the whole receiver. On the transmitter side, the power amplifier efficiency is 
one of the major factors that determine the whole transmitter power consumption. New 
circuit techniques has been proposed for the following base-band and RF blocks 
 
1) High linearity base-band filter using attenuation-predistortion linearization 
technique for the use in wide-band receivers.  
2) High efficiency class D power amplifier for low output power applications. 
3) High efficiency class A power amplifiers with dynamic bias control for high 
linearity transmitters in applications that involve envelope modulated signal 
transmission. 
 
1.2 Dissertation Organization 
 Chapter II discusses the development of new architectural technique for the 
linearization of operational transconductance amplifiers (OTA) that is used as a part of 
OTA-C filters. Since there is an increasing demand of higher data rate and consequently 
 3 
wider channel bandwidth, the high frequency effects associated with the proposed 
techniques is analyzed and frequency compensation scheme is proposed. Tradeoff 
associated with the proposed techniques, effect of process-voltage-temperature (PVT) 
variations is also provided in details. Measurement result of a standalone operational 
transconductance amplifier is presented and compared to a reference transconductance 
amplifier fabricated on the same chip that doesn’t utilize the proposed linearization 
technique. Results of second order low pass filter that is build using the proposed OTA 
is also given.  
 Design of high efficiency switching power amplifiers is addressed in Chapter III 
with a description of the advantages and the disadvantages of different power amplifier 
classes. Efficiency analysis of class D power amplifier is provided and optimization of 
class D efficiency for low power applications is given. The high efficiency operation is 
verified with the measurement results of a 400 MHz class D power amplifier. 
 Chapter IV presents a study of class A power amplifier dynamic biasing and its 
effect on the amplifier linearity. High efficiency and high linearity operation of class A 
power amplifier using dynamic biasing is proposed. Linearity enhancement using 
dynamic bias is analyzed and measurement results for dynamically biased class A 
amplifier is provided.  
 Conclusions are summarized in Chapter V and possible areas of future work are 
also presented. 
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CHAPTER II 
ATTENUATION-PREDISTORTION LINEARIZATION OF CMOS OTAS 
FOR OTA-C FILTER APPLICATIONS* 
 
2.1 Introduction  
Operational transconductance amplifiers (OTAs) are essential elements of 
transconductance-capacitor (Gm-C) filters [1]-[3], ΔΣ modulators [4], gyrators, variable-
gain amplifiers, and negative-resistance elements. Compared to their active-RC 
counterparts, Gm-C filters enable low-power operation and tuning of the filter 
characteristics at higher frequencies, but are less linear. Tunable active-RC filters are 
suitable for low-frequency applications (e.g. <20MHz in [5]); however, extending their 
use to higher frequencies would require significantly more power. On the other hand, 
OTA-based filters in wireless receivers and continuous-time (CT) ΔΣ analog-to-digital 
converters (ADCs) increasingly mandate good linearity at higher frequencies. These 
applications typically require highly linear OTAs with third-order inter-modulation 
(IM3) distortion better than -60dB. Further advances in high-frequency Gm-C filters with 
SNDRs over 50dB are also desirable for channel selection/equalization in multi-Gbps 
portable data communication devices [3], and for possible application in next generation 
analog-to-information receivers with dynamic range > 90dB in 200MHz bandwidth [6]. 
 
____________ 
*© 2010 IEEE. Chapter II is in part reprinted, with permission, from “Attenuation-predistortion 
linearization of CMOS OTAs with digital correction of process variations in OTA-C filter applications,” 
M. Mobarak, M. Onabajo, J. Silva-Martinez, and E. Sánchez-Sinencio, IEEE J. Solid-State Circuits, vol. 
45, no. 2, pp. 351-367, Feb. 2010. 
For more information go to http://thesis.tamu.edu/forms/IEEE%20permission%20note.pdf/view. 
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Viable high-frequency Gm-C filter solutions were presented in [1] and [7] with 3-
dB frequencies at 275MHz and 184MHz, respectively. The topology reported in [1] has 
low noise, limited linearity, and a pseudo-differential realization prone to low power 
supply rejection ratio (PSRR). The filter in [7] achieves high linearity with relatively low 
power but higher noise. Trade-offs between linearity, noise, power, and operating 
frequency are common and have been incorporated into figures of merit (FOMs) such as 
in [8] and [9]. The filter cutoff frequency tuning range can also be incorporated into a 
FOM [10], which aids in the comparison of Gm-C filters for applications in which 
reconfigurability is important; e.g. wide tuning capability such as the 25:1 range in [10] 
is beneficial in multi-standard receivers. Recent works also address alternative filter 
structures such as the source-follower-based approach [11] and performance 
improvement of typical OTA topologies [12]. 
A popular linearization approach is to cross-couple two transconductors, 
theoretically cancelling certain harmonics at specific bias conditions over a limited 
frequency range. Non-linearity cancellation with two devices in parallel has been 
successfully extended to narrow-band RF transconductors in [13]. A typical cross-
coupled OTA contains two paths; each having different transconductance and the same 
amount of harmonic distortion as illustrated by the block diagram in Fig. 2.1. When 
cross-coupled, the equal harmonics cancel under ideal conditions and the effective 
transconductance is the difference between the two paths. The frequency dependence of 
this approach has been analyzed with Volterra series in [14], in which the analytical 
expressions are correlated with measurement results. Process-voltage-temperature (PVT) 
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variations, high-frequency effects, and device modeling inaccuracies will create 
unforeseen mismatches between the two amplifiers. Therefore, precision tuning of bias 
currents/voltages is typically required. Signal attenuation can be also used to linearize 
the amplifier in the expense of gain reduction. Attenuation and cross-coupling has been 
combined for the low-noise amplifier in [15], in which distortion cancellation is 
restricted to third-order non-linearities with feedforward path and precise off-chip input 
attenuation. Accurate modeling of frequency-dependent distortion characteristics on the 
MOSFET device level is presented in [16]. 
 
y1=a0+a1x+a3x
3
+...
y2=b0+b1x+b3x
3
+...
+
-
x
yt=(a0-b0)+(a1-b1)x
Cross Coupled amplifiers 
(a3=b3)
 
Fig. 2.1. Block diagram of cross coupled amplifiers.  
 
For a source coupled differential pair biased by a current source IDC, the 
differential output current is expressed in terms of the differential input voltage vd as 
4/22 dDCdo vIvI   , where β = μ0CoxW/L, μ0 is the electron mobility, Cox is the 
gate oxide per unit area, W is the transistor width, and L is the transistor length. The bias 
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current of the differential pair can be adjusted dynamically in order to linearize the OTA 
[17]. If the bias current IDC is adjusted such that IDC = IDC0 +(β/4)vd2, then the output 
current is linearly proportional to the input differential voltage vd and it is given by 
0DCdo IvI  . However, in deep submicron technologies, other third order 
nonlinearities arise from short channel effects which were neglected in the previous 
analysis and thus finite third order nonlinearities will not be cancelled by this technique.  
The proposed methodology is an architectural solution that achieves up to 22dB 
IM3 improvement over an identical non-linearized OTA design at frequencies as high as 
350MHz.  It can be generalized to fully-differential topologies which offer higher PSRR 
and common-mode rejection ratio (CMRR). Since the maximum frequency is mainly 
limited by process parasitics and OTA performance, the approach shows promise of 
exceeding 350MHz bandwidth in future nanoscale CMOS processes. Robust 
linearization over a wide frequency range demands a mechanism to correct for high-
frequency effects and PVT variations, for which a digital programmability scheme is 
proposed.  
 
2.2 Attenuation-Predistortion Linearization Methodology 
Signal attenuation at the OTA input [14] reduces the effective transconductance 
and decreases the SNR. Alternatively, distortion cancellation by means of cross-coupled 
differential pairs results in increased power consumption and noise proportional to the 
transistor parameters in the additional path. Since the extra differential pair normally has 
less transconductance than the main pair, the effective transconductance is reduced by 
 8 
10-50%. However, both transistor pairs should have the same third-order non-linearity, 
which translates into different transistor sizes and bias currents for each pair. As a result, 
the cross-coupling technique is sensitive to PVT variations and restricted to narrow 
frequency ranges. Another common method to linearize a transistor having 
transconductance gm is to add a degeneration resistor Rsd at the source [14], which makes 
the third-order harmonic distortion proportional to the factor 1/(1+gmRsd)3. Nonetheless, 
large degeneration resistance results in higher input-referred noise, lower 
transconductance, and less voltage headroom. The effective transconductance (gmsd) and 
the input-referred noise (v2nsd) with resistive source degeneration are given by  
 







 sdm
m
nsd
sdm
m
msd Rg
g
KT
v
Rg
g
g
3
24
,
1
2 , (2.1) 
where the noise coefficient γ was approximated as 2/3. For example, using a 
degeneration factor gmRsd = 2 will ideally result in IM3 improvement of approximately 
29dB, an input-referred noise power increase by a factor of 4, and a decrease of the 
transconductance to one third of its original value. But based on simulations of the OTA 
from this work with gmRsd = 2, the expected IM3 improvement would be 25.2dB with an 
associated noise power increase of more than 9 times. 
The proposed attenuation-predistortion [18] method is independent of OTA 
topology and involves cancellation of all distortion components except those from 
secondary effects at high frequencies. It can be used in conjunction with other circuit-
level linearization techniques internal to the OTA, such as source degeneration or cross-
coupling. 
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2.2.1 Single-Ended Circuits 
The proposed linearization scheme is illustrated in Fig. 2.2 where the non-linear 
system is linearized by subtracting the harmonics created in an identical system. Fig. 2.3 
depicts the single-ended architecture that contains an auxiliary branch with an OTA 
having identical dimensions, DC bias, and AC common-mode conditions as in the main 
path to generate the distortion components required for cancellation.  
 
Phase/
Delay
-
x
x x/2+D
x/2-D x/2+D-D
Nonlinear
System
+ Delay
Nonlinear
system
+
+
1/2
x/2
-
x
 
Fig. 2.2. Block diagram of the proposed attenuation-predistortion technique. 
 
An important advantage of identical paths is robustness to PVT variations 
because of optimal device matching obtainable from proper layout. In this scheme, it is 
avoided to base the distortion cancellation on branches with different transconductor 
device dimensions or bias conditions, which would degrade matching accuracy. But 
even with minimized mismatches, non-linearities are particularly frequency-dependent at 
high frequencies and remain sensitive to PVT variations as established in Section 2.5. 
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Hence, the proposed linearization method involves variable resistors to tune performance 
and counteract high-frequency degradation as well as PVT variations. Either a resistive 
or capacitive divider can form the attenuator at the input of the auxiliary path; however, 
resistors add more noise. 
 
R=1/Gm
auxiliary path
GmVdif
Vin
phase
shifter
Gm
1/2
iout  ≈ GmVin/2 + inon-lin{Vin/2} - inon-lin{Vin/2}
RC Ci
1 2
D5D4D3D2D1D0
phase shifter digitally programmable resistor ladder
1 2
* inon-lin{Vm} represents the distortion 
   components of the current generated
   by Gm with input voltage amplitude Vm
iout
Vx
main path
iaux
iaux = GmVin/2  + inon-lin{Vin/2}
Vdif = Vin/2 - inon-lin{Vin/2} / Gm
Vx = Vin/2 + inon-lin{Vin/2} x R
Co
Vin
2
 
Fig. 2.3. Attenuation-predistortion linearization scheme for single-ended circuits. 
 
Distortion cancellation in the single-ended case requires Gm×R = 1, which is 
ascertained by the following analysis. For a certain input voltage amplitude Vm, the 
output current can be divided into a linear part ilin{Vm} = Gm×Vm and a non-linear part 
inon-lin{Vm} = gm2×Vm2 + gm3×Vm3 + ...  , where gm2, gm3,… are Taylor series coefficients 
of the transconductance. The differential input of the main OTA is: Vdif = Vin – [ Vin/2 + 
inon-lin{Vin/2}/Gm ] = Vin/2 – inon-lin{Vin/2}/Gm. Under ideal conditions, the distortion 
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generated in the auxiliary path, -inon-lin{Vin/2}, cancels out the distortion in the main 
voltage-to-current conversion. In practice, distortion caused by non-linearities at the 
output of the auxiliary OTA and high-frequency effects introduces some finite 
uncancelled distortion. Capacitor Co represents the lumped output capacitance of the 
auxiliary OTA, input capacitance of the main OTA, and layout parasitics. Resistor Rc of 
the phase shifter and equivalent input capacitance Ci provide 1st-order frequency 
compensation, creating a pole to equalize the phase shift between the main and auxiliary 
paths. Compensation is necessary at high frequencies because parasitic capacitance Co at 
the negative input terminal of the main OTA creates a pole with resistor R in the 
auxiliary path.   
 
2.2.2 Fully-Differential Circuits  
A conceptual diagram of the proposed linearization approach for a fully-
differential transconductor (Gm) and the corresponding circuit diagram are displayed in 
Fig. 2.4 and Fig. 2.5 respectively. In the fully-differential case, attenuation factors at the 
input of the transconductors are chosen such that it can be realized with floating-gate 
devices as described in Section 2.4.1.  
As discussed in [14], [19] and [20], the inherent input attenuation with floating-
gate stages enhances the OTA linearity. The distortion cancellation principle is the same 
as in the single-ended case, but different conditions must be satisfied for fully-
differential implementation, which are explained in Sections 2.2.3 and 2.4.1 with regards 
to the attenuation ratios. 
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2/3
+
1/3
 
Fig. 2.4. Block diagram of the fully differential implantation of the attenuation-
predistortion technique. 
 
iaux = GmVin/3  + inon-lin{Vin/3}
RC
1
2
3
D5D4D3D2D1D0
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(dig. prog.)
2/3
1/3
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shifter1
2
3
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GmVdif
Vdif = Vin/3 - inon-lin{Vin/3} / Gm
iout  ≈ GmVin/3 + inon-lin{Vin/3} - inon-lin{Vin/3}
4
Vx
auxiliary path
1/3
2/3
phase
shifter
1/3
Vx = Vin + 3/Gm x inon-lin{Vin/3}
main path
iaux
Cp
Co
C2
3
C1
3
* inon-lin{Vm} represents the distortion 
   components of the current generated
   by Gm with input voltage amplitude Vm
 
Fig. 2.5. Attenuation-predistortion linearization for fully-differential circuits. 
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By selecting an input attenuation ratio of 1/3 and voltage gain of 3 in the 
auxiliary branch (Gm×R = 3), the signal amplitude Vx is equal to Vin plus three times the 
distortion components caused by the non-linear current inon-lin{Vin/3} from the 
transconductor with input amplitude of Vin/3. In the main path, the effective differential 
OTA input is: Vdif = 2Vin/3 – Vx/3 = 2Vin/3 – [ Vin + 3×inon-lin{Vin/3}/Gm ] / 3 = Vin/3 – 
inon-lin{Vin/3}/Gm. Thus, the differential signal contains the attenuated input signal and 
the inverse of the distortion generated by the identical Gm in the auxiliary branch for 
distortion cancellation during the voltage-to-current conversion in the main path. Ideally, 
the distortion components are canceled by the equal and opposite terms from the 
predistortion of the differential input signal except for negligible higher-order 
components. Co in Fig. 2.5 represents the equivalent differential capacitance of all 
parasitic capacitances at the output of the auxiliary OTA and Cp is the differential 
equivalent of the parasitic capacitances at the input of the main OTA. Expressions for 
optimum distortion cancellation at high frequencies are provided in Section 2.3.     
Linear RC phase shifter networks are chosen for the frequency compensation 
implementation in order not to affect the cancellation scheme. Resistors R and Rc are 
tuned with 6-bit resolution to compensate for mismatches/PVT variations. The phase 
shifter block is utilized to equalize the delay from the input to summing nodes 3 and 4 in 
Fig. 2.5. Furthermore, the phase shifter enables optimization of the non-linearity 
cancellation based on high-frequency effects.  
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2.2.3 Scaling of Attenuation Ratios 
Depending on application-specific requirements, the design parameters in the 
attenuation-predistortion linearization approach can be selected to adjust the voltage 
swings and the effective transconductance. Fig. 2.6 shows the fully-differential 
attenuation-predistortion linearization scheme, where frequency compensation and 
parasitic capacitors have been omitted for simplicity.  
 
Vin+
Vin-
k2
Gm R Gm
auxiliary path
1-k1
k2
VdifVx
k1
k1
1-k1
iout
 
Fig. 2.6. Low-frequency model for the fully-differential attenuation-predistortion 
scheme. 
 
 
The following analysis assumes floating-gates as a practical attenuator 
implementation choice under the constraint that factors k1 and (1-k1) are related as 
elaborated upon in Section 2.4.1, but less restrictive types of attenuators could also be 
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used. As mentioned before, the output current io of an OTA due to an input voltage Vm 
can be modeled as having a linear and a non-linear part: io = GmVm + inon-lin{Vm}. 
Ignoring high-frequency and secondary effects, the following relation can be written:  
 
    
   }1{
}{11
211
21211
inmlinnon
inlinnonminmmout
VRGkkki
VkiRGkVRGkkkGi



 , (2.2) 
where:  inon-lin{k2Vin}∙R(1-k1) << (k1-(1-k1)k2GmR)Vin is assumed in the approximation. To 
cancel the distortion, the following conditions should hold: 
i) The auxiliary and main OTAs should have the same effective input voltage 
amplitudes such that an identical distortion is created at their respective outputs. 
ii) The gain in the auxiliary path must ensure that the distortion through this 
signal path reaches the output of the main OTA with a gain of -1. 
iii) The internal signal swings should be bounded, i.e.: 
 12 RGk m   (2.3) 
Applying conditions i) and ii), cancellation of the non-linear terms in (2.2) 
requires:  
 2/,1)1( 121 kkRGk m   (2.4) 
Consequentially, the effective transconductance with linearization is given by  
      mmmmmeff GkGkGRGkkkG 21211 2/1   (2.5) 
Condition iii) depends on the application and is not always necessary. 
Cancellation of distortion with the proposed technique requires weakly non-linear 
operation in the auxiliary branch, which is ensured by limiting the signal swing with this 
condition.  The example that is presented in Fig. 2.5 was derived with k2GmR = 1, 
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ensuring that the signal swing at the output of the auxiliary OTA is the same as at its 
input. This choice was made to maintain the same maximum input voltage swing as the 
initial OTA without saturating the OTA in the linearization path. If the specified input 
signal is k2GmR times below the OTA saturation level, then k2 can be increased 
accordingly to obtain k2GmR > 1 and higher effective transconductance based on (2.5). 
But, this choice is only permissible if a reduction of the maximum input swing by k2GmR 
can be tolerated, which would imply a reduction in the dynamic range. Typically, 
choosing k2GmR = 1 is advantageous to maintain the same maximum input voltage 
swing as the original OTA after linearization. Selection of k1 = 2/3 and k2 = 1/3 results in 
the highest effective transconductance that can be achieved in (2.5) based on the above 
conditions while also satisfying the attenuation factor relationships in the floating-gate 
devices (Section 2.4.1) with identical signal swings at the input and output of the 
auxiliary OTA (k2GmR = 1). Hence, GmR = 3 under the stated conditions.   
 
2.3 Volterra Series Analysis  
The preceding expressions are valid at low frequencies and give insight into the 
conditions to cancel total distortion when secondary effects are negligible. Volterra 
series analysis [21] is used to find the optimum compensation resistor value for 
linearization at high frequencies. Employing a 3rd-order model of transconductor non-
linearity, the simplified model of the proposed attenuation-predistortion linearization 
technique is shown in Fig. 2.7. In this analysis, gm1 represents the linear 
transconductance and gm3 the third-order component. Resistor (Rc) compensates for 
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high-frequency linearity degradation by equalizing the delays in the main and auxiliary 
paths.  
 
k1CRC
(1-k1)C
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Vin-
k2
R
iout
Vi2Vi1
+
-
gm1Vi1
+gm3Vi1
3
k1CRC
(1-k1)C iout
Vo1
k2
gm1Vi2
+gm3Vi2
3
CpCo
 
Fig. 2.7. Non-linear model for fully-differential attenuation-predistortion cancellation. 
 
The differential voltage Vi2(t) at the input of the main OTA is given by 
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Following the same analysis as in Section 2.2.3 but taking the parasitic 
capacitances Cp and Co into account, the conditions for distortion cancellation at low 
frequencies are:  
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With the above provisions, the output current of the main OTA after algebraic 
simplifications is:  
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Assuming weakly non-linear operation based on condition iii) in Section 2.2.3 
and that the signal can be expressed as a sum of sinusoids with noncommensurate 
frequencies, the harmonic input method can be applied to calculate the Volterra series 
coefficients [21] and theoretically demonstrate the non-linearity cancellation with the 
proposed scheme. Taking a single input tj
in etV
1)(
  and substituting into (2.8) to express 
the linear transfer function H1:  
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Selecting tjtjtjin eeetV 321)(    and making the appropriate substitutions for 
calculation of the third-order transfer function (H3) yields the following equality after 
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expansion and omission of all terms that do not contain the exp(jω1t + jω2t + jω3t) factor 
relevant to H3: 
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The amplitude of the third harmonic distortion (HD3) current due to a sinusoidal 
input signal Vinsin( t) is given by  
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Elimination of HD3 requires that io3 = 0, hence  
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The cubic root in (2.12) can be approximated with 3/113 xx   for x << 1. 
Thus, 
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For a two-tone input signal of the form Vin1sin(1 t)+Vin2sin(2 t), the IM3 
current can be determined with Volterra series according to the following equation:  
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Simplifying iIM3  for two intermodulation tones that are close together (ω1 ≈ ω2 ≈ 
2ω1 – ω2) yields:  
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 (2.15) 
In the discussed example case with k1=2/3, the condition to cancel IM3 with the 
phase shifter block in Fig. 2.5 is Rc=(R/4)*(1+6Co /C). To ensure high linearity with 
variations of parasitic capacitances, the programmable range of Rc is selected based on 
process corner simulations as described in Section 2.5.   
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2.4 Circuit-Level Considerations  
 
2.4.1Fully-Differential OTA with Floating-Gate FETs 
Fig. 2.8 displays the schematic of the OTAs implemented on the 0.13μm CMOS 
test chip with a 1.2V supply, and its common-mode feedback (CMFB) circuit. 
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Fig. 2.8. Folded-cascode OTA (implements Gm in the main and auxiliary paths). 
 
 Attenuators k1, (1-k1), and k2 are realized with floating-gate devices for 
attenuation-predistortion linearization of this fully-differential topology. The gates (G) 
of the standard NMOS transistors in the OTA core are not resistively biased and are only 
connected to two conventional metal-insulator-metal (MIM) capacitors. Fig. 2.8 also 
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visualizes the equivalent capacitive load seen at the V1+ and V1- inputs, where Cpt 
represents the effective gate-to-ground(AC) capacitance from transistor parasitic 
capacitances. With this configuration, the gate voltages are: VG+/- = (CFG1/Ctotal)V1+/- +  
(CFG2/Ctotal)V2+/-, where Ctotal ≈ CFG1 + CFG2 when Cpt is negligible. It follows that the 
attenuation factors in Fig. 2.6 are: CFG1/Ctotal = k1 and CFG2/Ctotal = (Ctotal-CFG1)/Ctotal = 1-
k1. The accuracy of the k1 and (1-k1) factors predominantly depends on the matching of 
the MIM capacitors CFG1 and CFG2, which can be achieved within 0.1-1% using proper 
layout techniques. As assessed in Section 2.5, such a matching accuracy is more than 
sufficient with the 3%-step programmability of resistor R for gain mismatch 
compensation in both paths.  
In the layout, all nodes G at the floating gates in Fig. 2.8 are connected to the top 
metal layer using standard poly-metal contacts and metal-metal vias. During fabrication, 
this connection ensures that any charge stored on the floating gates flows to the substrate 
because all connections to the top metal are still joined prior to their separation during 
the last etching step. Thus, no charge is stored on the floating gates when the substrate 
contacts are also connected to the top metal layer [22], allowing gate discharge into the 
substrate before the last etching operation. After etching, the top metal extensions of the 
gates without trapped charge are floating, leaving only the connections to the two MIM 
capacitors. The floating-gate device design expressions for k1 and (1-k1) above are 
assuming absence of excess charge on the floating gates, which is a satisfied condition 
without extra fabrication steps as a consequence of the gate and substrate connections to 
the top metal. A special programming technique for non-zero charge on the floating 
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gates was not utilized in this work, but a more sophisticated floating-gate device 
implementation as presented in [19] could be explored, which promises additional 
potential for compensation of inherent transistor threshold voltage offsets in the OTA’s 
input differential pair. 
The phase shifter in Fig. 2.5 creates an extra pole within the linearized 
architecture that the reference OTA does not have. This phase delay is roughly the same 
as the delay from the pole formed by R and Co in the auxiliary path. In low-loss (high-Q) 
designs, the additional pole can affect the gain of integrators and the frequency response 
of biquad sections if 1/(RCo) is not significantly larger than the operating frequency. A 
load compensation scheme is discussed in Section 2.7 for such situations. 
Identical standalone OTAs are included on the same die to obtain reference 
linearity measurements. The reference OTA also has a floating-gate input attenuation of 
1/3 for fair performance comparison. In this way, the linearity benefit from the input 
attenuation is isolated from the architectural linearization proposed in Fig. 2.5, and both 
OTAs have the same effective transconductance (Gm/3 in this case), but the linearization 
results in doubled power consumption. Since attenuation and feedback linearization 
techniques have known linearity and effective transconductance trade-offs, the circuit-
level comparison is focused on the predistortion linearization scheme relative to a 
commensurate OTA with equal input attenuation factor. This baseline OTA in Fig. 2.8 
was biased with Ib = 0.95mA and Ib1 = 0.85mA, having an effective transconductance of 
510μA/V. The linearization does not require any design changes in this core OTA, but 
redesign of the OTA is an option if it is required to meet the same power budget after 
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linearization, which is possible as long as OTA bandwidth reduction can be tolerated. 
Such a linearization under power constraint is disclosed in Section 2.8.     
 
2.4.2 Common-Mode Feedback Design 
Suppression of undesired common-mode signals and noise is vital for linearity at 
high frequencies. The CMFB circuit should have high gain to accurately control the 
common-mode output voltage while maintaining a large bandwidth to reject common-
mode noise in the band of interest. The CMFB amplifier is shown in Fig. 2.9, where Vctr 
is the control voltage applied to the OTA in Fig. 2.8.  
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Fig. 2.9. (a) Error amplifier circuit in the CMFB loop and (b) small-signal equivalent 
circuit. 
 
Neglecting the effect of the output resistance Rob and capacitance Cob of the 
current source Ib in Fig. 2.9, the transfer function of the error amplifier is:  
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and the pole locations in the transfer function are approximately: 
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The pole p1 is inversely proportional to the compensation resistor Rz. Another 
pole in the CMFB loop is formed at the output of the OTA: p3 ≈ 1/(roCo)-1, where ro is 
the output resistance of the OTA and Co is the load capacitance. Assuming that the 
CMFB gain-bandwidth (GBW) is larger than the two dominant poles p1 and p3, the 
CMFB gain-bandwidth product can approximated as 
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where A0 is the CMFB loop gain. The effect of the two zeros on the GBW was assumed 
to be negligible for simplicity; however their effect on the PM cannot be neglected and 
should be taken into account. A small Rz is desired to achieve high CMFB bandwidth. 
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However, the two zeros (z1, z2) tend to go to infinity as Rz approaches zero, which 
will have an adverse effect on phase margin. If 1/4 dgzmgs CRgC , the two zeros can 
be approximated as  
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Hence, the phase margin can be estimated as follows: 
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Thus, the addition of the compensation resistor Rz results in two zeros in the 
transfer function of the error amplifier, which helps to insure stability of the CMFB loop. 
The simulated AC response of the CMFB loop has a 51.9dB low-frequency gain and a 
424.9MHz unity-gain frequency with 42.5° phase margin.  
 
2.4.3 Proof-of-Concept Filter Realization 
A 2nd-order Gm-C biquad filter was designed with attenuation-predistortion-
linearized OTAs to verify that the proposed methodology is suitable for filters with Gm-
C integrator loops. Fig. 2.10 shows the filter schematic and specifications. The lowpass 
output of the biquad was measured using another OTA as buffer to drive the 50Ω input 
impedance of the spectrum analyzer. 
The primary motivation for digital correction (Section 2.5) to enhance linearity 
performance with severe process variation is compatibility with digitally-controlled 
receiver calibration approaches that involve the baseband filter.  
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Fig. 2.10. Fully-differential 2nd -order lowpass filter diagram and design parameters. 
 
Practical implementation details for receivers with digital performance 
monitoring and calibration of analog blocks are described in [23]-[25]. They incorporate 
accurate digital monitoring and I/Q mismatch correction in the digital signal processor 
(DSP) as well as a few analog observables that give some insights into the operating 
conditions, such as outputs from received signal strength indicators or DC control 
voltages of blocks. The possibility exists to generate and apply test tones at the input of 
an analog block and extract performance indicators from the output spectrum in the 
DSP, which contains distortion components. Conversely, calibration could also be 
performed by monitoring the bit error rate (BER) in the DSP from processing a special 
test sequence or customary pilot symbols at the beginning of receptions. Since linearity 
degradation impacts the BER, such a calibration could be computationally more efficient 
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than calculating and analyzing the fast Fourier transform in the DSP. Regardless of the 
specific digital calibration algorithm, the digitally-controlled correction capability of the 
proposed linearization scheme can potentially enable filter linearity tuning in integrated 
receiver applications without the need for extra DACs. 
An alternative automatic calibration that does not involve an on-chip DSP but 
dedicated analog and simpler digital logic circuitry is displayed in Fig. 2.11.  
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Fig. 2.11. Block diagram of the proposed automatic linearity tuning scheme. 
 
From the conditions for optimum distortion cancellation described in Section 
2.2.3, the gain of the auxiliary path must be equal to k2GmR, which is unity in the 
discussed design example. This can be ensured by measuring the signal level at the input 
and output of the auxiliary OTA with power or peak detectors (PD1, PD2), and 
controlling the digital code of resistor R until the gain is unity. The simplest control 
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algorithm would be to cycle through the codes that determine the value of R until the 
difference in the DC output voltages of PD1 and PD2 is minimized, which can be 
performed digitally by detecting the toggling instance at the output of a single 
comparator. At higher frequencies, the parasitic pole in the auxiliary path starts to affect 
the distortion cancellation, causing the signal level at the output of the auxiliary OTA to 
decrease with increasing frequency. Hence, the differential input signal to the main OTA 
at PD3 increases as a result, which is shown in Fig. 2.12.  
 
 
Fig. 2.12. Simulated AC amplitude at the input of the main OTA (PD3 in Fig. 2.11) 
before and after adjustment of resistor Rc to its optimum value. (The voltage at PD3 is 
ideally equal to Vx = k2∙Vin). 
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By measuring this signal that is ideally equal to k2∙Vin with PD3, the value of the 
phase shift resistor Rc can be adjusted until the outputs of PD3 and PD4 are equal. This 
comparison can be completed with the same logic as for PD1/PD2, but it has to be done 
with an input signal at the maximum frequency at which high linearity is desired. The 
automatic tuning has not been implemented on the circuit level, but simulations with 
different values of Rc showed that amplitude detection within 4.6% is required to detect 
Rc changes within 5% at 350MHz, which is sufficient for IM3 higher than 70dBc 
(Section 2.5). In differential gain measurements, PVT errors in the detectors are 
cancelled except for the errors from unavoidable mismatches between the two detectors. 
Errors from mismatches are less than 5% at 2.4GHz [26], and more accurate amplitude 
detection is achievable at lower frequencies. In [27] for example, differential on-chip 
amplitude measurements were conducted up to 2.4 GHz using detectors with a die area 
of 0.031mm2 and negligible loading of the signal path (Cin < 15fF). 
 
2.5 Compensation for PVT Variations and Frequency-Effects  
Since the frequency compensation is based on equalization of phase shifts from 
RC time constants in the main and auxiliary paths, the optimum linearity point is 
subjected to PVT variations. Resistors R and Rc in Fig. 2.5 can be adjusted digitally to 
ensure high linearity. When implementing the attenuation ratios with matched 
capacitors, the variation of the resistors and transconductance mismatch between the 
auxiliary and main paths become the main sources of IM3 degradation. Fig. 2.13 
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illustrates the technique’s sensitivity to 20% variation of Rc and Gm based on expression 
for IM3 in (2.15).  
 
 
    (a)                   (b) 
Fig. 2.13. Sensitivity of |IM3| (in dBc) to component mismatches calculated with 
equation (2.15): (a) 10MHz signal frequency, (b) 200MHz signal frequency. 
 
 
 
In theory, the |IM3| (in dBc) without parameter variation is infinite. After 
introducing a numerical resolution constraint, the peak |IM3| is limited to around 95dBc. 
Fig. 2.13 (a) reveals that Gm-mismatch results in more degradation than Rc variation at 
low frequencies, but at high frequencies variation of Rc becomes equally significant as 
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evident from Fig. 2.13 (b). In general, less than ±10% mismatch of Gm×R and ±5% 
variation of Rc are required for theoretical |IM3| higher than 70dBc. Under consideration 
of the trend towards increasing intra-die variability in modern CMOS processes, 
programmability of R and Rc is necessary to guarantee Gm×R gain and Rc values within 
these limits. The determination of the appropriate incremental resistor step size is 
elaborated next.    
To obtain a practical assessment of the distortion cancellation sensitivity, the 
compensation resistor value and transconductance mismatch in the two paths were 
varied in circuit simulations using Spectre. The resulting |IM3| is plotted vs. deviation 
from the nominal design parameters in Fig. 2.14, showing an |IM3| better than 71dBc for 
±7.5% Rc-variation and |IM3| better than 71dBc for ±3.3% R-variation in the presence of 
10% Gm-mismatch. The reference OTA has |IM3| of 51dBc. It is imperative for effective 
distortion cancellation to implement the resistor ladders with 3% steps, enabling digital 
correction of relatively small intra-die mismatches. To account for large absolute 
variations of parameters, the adequate resistor tuning range should be selected based on 
simulations under anticipated worst-case conditions.  
In this work, simulations with process-corner models and temperatures ranging 
from -40°C to 100°C were conducted. Based on these simulation results, a conservative 
range from ~30 to 2.2kΩ (approximately 3% - 200% of the nominal value) and 6-bit 
resolution were chosen for the programmable resistors Rc and R (Fig. 2.5) in this 
prototype design.  
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Fig. 2.14. Simulations showing sensitivity to variation and mismatch of critical 
components: (a) |IM3| vs. change in Rc (Fig. 2.5) at 350MHz, (b) |IM3| vs. R (in Fig. 
2.5) with 10% transconductance mismatch between main OTA and auxiliary OTA at 
350MHz. 
 
2.6 Measurement Results 
 
2.6.1 OTA 
Table 2.1 summarizes the characterization results for the OTA. Two 0.1Vp-p (-
16dBm) tones with 100kHz frequency separation and a combined voltage swing of 
0.2Vp-p were applied during IM3 measurements. The results in Fig. 2.15 demonstrate 
IM3 enhancement from –58.5dB to –74.2dB at 350MHz coupled with a rise in input-
referred noise from 13.3nV/√Hz to 21.8nV/√Hz and twice the power dissipation, while 
other performance parameters are not affected significantly. The linearization decreased 
the SNR in 1MHz BW from 74.5dB to 70.2dB, but allowed to improve the IM3 by 
15.7dB.  
 
 
 34 
Table 2.1 Measured main parameters of the reference folded-cascode OTA. 
Parameter Measurement 
Transconductance (Gm)  510 μA/V 
IM3 @ 50MHz                              
(Vin = 0.2 Vp-p) 
-55.3 dB 
Noise (input-referred) 13.3 nV/√Hz 
Power with CMFB 2.6 mW 
PSRR @ 50MHz 48.9 dB 
Supply voltage 1.2 V 
 
Compensated OTA IM3 
(input: 0.2Vp-p@350MHz)
74.2dB
Uncompensated OTA IM3 
(input: 0.2Vp-p@350MHz)
58.5dB
 
    (a)      (b) 
Fig. 2.15. Measured linearity with 0.2Vp-p input swing from two tones, each 0.1Vp-p           
(-16dBm) on-chip after accounting for off-chip losses at the input: (a) reference OTA, 
(b) compensated OTA. 
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Depending on the frequency and switch settings, IM3 enhancement up to 22dB 
was achieved with the compensation resistor ladders having 6-bit resolution. If more 
linearity improvement is required, the resolution of the resistor ladders (R and Rc) in Fig. 
2.5 can be increased by adding more control bits or using a MOS in triode region as one 
of the elements to obtain a series resistance that is closer to the optimum value for 
distortion cancellation.  
The IM3 from the two-tone tests of the reference and linearized OTAs around 
350MHz is plotted versus input peak-to-peak voltage in Fig. 2.16. This comparison 
demonstrates that the IM3 enhancement from the linearization scheme requires weakly 
non-linear operation.  
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Fig. 2.16. Measured IM3 vs. input peak-peak voltage for reference OTA and 
compensated OTA obtained using two tones having 100kHz separation around 350MHz. 
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Even though the linearization effectiveness decreases with increasing input signal 
swing, the IM3 improvement is still 11dB with 0.8Vp-p differential signal swing for this 
design with 1.2V supply. Since the distortion cancellation exhibits the highest sensitivity 
to phase shifts at high frequencies, the control code of the phase shift resistor Rc in Fig. 
2.5 has been changed from its optimum value. The resulting effect on the IM3 of the 
linearized OTA at 350MHz is plotted in Fig. 2.17, which validates that variable phase 
compensation is in fact required for optimum linearity performance. Two resistor ladder 
settings satisfy that the IM3 attenuation is more than 74dB, hence the selected 3% step 
for the least significant digital bit in this design was appropriate. Together with the plot 
obtained by sweeping resistor Rc in simulations (Fig. 2.14a), the measurements indicate 
that the amount of IM3 improvement predominantly depends on the step size of the 
programmable resistor ladder, which promises even better distortion cancellation with 
finer resolution.      
Table 2.2 includes noise and IM3 measurement results at various frequencies, 
demonstrating the effectiveness of the broadband linearization scheme with the 
associated input-referred noise. Performance trade-offs can be assessed with the figure 
of merit from [8]: FOM = NSNR + 10log(f/1MHz) , where NSNR = SNR(dB) + 10log[( 
IM3N / IM3 )( BW / BWN )( PN / Pdis )] from [9], the SNR is integrated over 1MHz BW, 
IM3 is normalized with IM3N = 1%, bandwidth is normalized with BWN = 1Hz, and 
power consumption is normalized with PN = 1mW.  
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Fig. 2.17. Measured IM3 dependence of the compensated OTA on phase shift obtained 
with two test tones having 100kHz separation around 350MHz. (The least significant bit 
of the digital control code changes the value of phase shift resistor Rc by ~3%). 
 
Table 2.2 Comparison of OTA linearity and noise measurements. 
OTA type 
Input-
referre
d noise 
Power 
consumptio
n 
IM3 (Vin = 0.2 Vp-p)  
Normalize
d |FOM|*  
(at 350 
MHz) 
50 MHz 
150 
MHz 
350 
MHz 
Reference                                           
(input att. = 
1/3) 
13.3 
nV/√Hz 
2.6 mW -55.3 dB 
-60.0 
dB 
-58.5 
dB 
56.7 
Linearized                                 
(att. = 1/3  & 
compensation
) 
21.8 
nV/√Hz 
5.2 mW -77.3 dB 
-77.7 
dB 
-74.2 
dB 
64.3 
* See Table 2.3 for details.  
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Experimental results are compared with previously reported architectures in 
Table 2.3. The OTA linearized with input attenuation-predistortion shows a competitive 
performance with respect to the state of the art. High linearity at high frequencies is 
realized in this design example, showing the potential of the technique.  
 
Table 2.3 OTA comparison with prior works. 
  [1]* [11]* [14] [12] [7]* This work  
IM3 - -47 dB -70 dB -60 dB - -74.2 dB 
IIP3 -12.5 dBV - - - 7 dBV 7.6 dBV 
f 275 MHz 10 MHz 20 MHz 40 MHz 184 MHz 350 MHz 
Input voltage - 0.2 Vp-p 1.0 Vp-p 0.9 Vp-p - 0.2 Vp-p 
Power / 
transconductor 
4.5 mW 1.0 mW 4 mW 9.5 mW 1.26 mW 5.2 mW 
Input-referred 
noise 
7.8 nV/√Hz 7.5 nV/√Hz 70.0 nV/√Hz 23.0 nV/√Hz 53.7 nV/√Hz 21.8 nV/√Hz 
Supply voltage 1.2 V 1.8 V 3.3 V 1.5 V 1.8 V 1.2 V 
Technology 65 nm CMOS 
0.18 μm 
CMOS 
0.5 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.13 μm 
CMOS 
FOM(dB)** 87.5 92.9 96.1 99.1 100 105.6 
Normalized 
|FOM|*** 
1.0 3.4 7.1 14.3 17.8 64.3 
 
*   Power/transconductor calculated from filter power. Individual OTA characterization results not reported in full.  
** FOM(dB) = 10log( f / 1MHz ) + NSNR from [8] ; NSNR = SNR(dB) + 10log[( IM3N / IM3 )( BW / BWN )( PN / Pdis )] from [9]. 
      ( SNR integrated over 1MHz BW, normalization: IM3N = 1%, BWN = 1Hz , PN = 1mW ) 
         ( IM3 in FOM for [1] and [7] was calculated with:  IM3(dB) = 2 x [ Pin(dBm) - IIP3(dB) ]. ) 
*** Normalized FOM magnitude relative to [1]:  Normalized |FOM|  =  10^(FOM(dB)/10)  /  ( 10^(FOM(dB)/10) of [1] ) 
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2.6.2 Second Order Low Pass Filter 
Fig. 2.18 shows the filter frequency response for the proof-of-concept biquad 
design in Fig. 2.10, and its linearity performance is plotted against frequency in Fig. 
2.19.  
 
Frequency response of 2
nd 
- order LPF
-34.2dB @ 1MHz
-37.2dB @ 194.7MHz
IM3 of the LPF with compensated OTAs 
(input: 0.2Vp-p@150MHz)
69.7dB
 
    (a)        (b) 
Fig. 2.18. Filter measurements: (a) transfer function with ~34dB total losses (input loss 
and output buffer attenuation).  (b) IM3 with 0.2Vp-p input swing from two tones, each 
0.1Vp-p (-16dBm) on-chip after accounting for off-chip input losses. 
 
 
 
The IM3 of the filter is up to 8dB worse than that of the standalone OTA. 
However, the measured filter IM3 includes approximately 2-3dB degradation due to the 
non-linearity of the output buffer. By adjusting the resistor ladders with digital controls 
that are common for all OTAs, the filter achieves IM3 ≈ -70dB up to 150MHz for a 
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0.2Vp-p two-tone input. At 200MHz, the IM3 is -66.1dB, demonstrating the effectiveness 
of the broadband linearization due to compensation with the phase shifter.  
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Fig. 2.19. Measured filter IM3 vs. frequency with two test tones having 100kHz 
separation. 
 
Fig. 2.20 visualizes the measured IM3 with increasing input voltage up to 1.13V 
peak-peak differential swing, which follows the expected trend. At 150MHz, an IM3 of 
approximately -31dB occurs with an input signal of 0.75Vp-p.  
Fig. 2.21 illustrates the in-band IIP3 (14.0dBm) and IIP2 (33.7dBm) curves 
measured with two tones separated by 100kHz around 150MHz and 2MHz, respectively. 
In broadband receiver applications with limited filtering in the RF front-end, the 
presence of numerous out-of-band interference signals results in inter-modulation 
components within the desired signal band. Thus, high out-of-band linearity is desirable 
in addition to the baseband filter attenuation in order to minimize in-band distortion. 
This is one of the main motivations to employ OTAs with high linearity at high 
frequencies even for baseband filters with low cutoff frequencies.  
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Fig. 2.20. Measured IM3 vs. input peak-peak voltage for the linearized filter obtained 
with two test tones having 100kHz separation around 150MHz. 
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          (a)      (b) 
Fig. 2.21. Measured in-band intercept point curves for the filter: (a) IIP3 [two tones, Δf = 
100kHz around 150MHz], (b) IIP2 [two tones, Δf = 100kHz around 2MHz]. 
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The out-of-band IIP3 plot in Fig. 2.22a confirms that the linearization scheme’s 
effectiveness is preserved beyond the cutoff frequency. The slight degradation of the 
out-of-band IIP3 to 12.4dBm is most likely due to the different phase shifts experienced 
by the 275MHz and 375MHz test tones from the input to node 2 in the auxiliary path 
(Fig. 2.5). The digital control code for the phase shift resistor Rc of the OTAs in the filter 
was set to optimize linearity in the 195MHz bandwidth, hence the linearity degradation 
due to the frequency difference of the out-of-band tones. The out-of-band IIP2 (Fig. 
2.22b) is 30.4dBm, which is 3.3dB lower than the in-band IIP2 due to suboptimum 
phase shifts at 375MHz. Despite of that, the use of OTAs with high out-of-band linearity 
helps to reduce in-band distortion from out-of-band interferers in broadband scenarios. 
The filter area on the die (Fig. 2.23) is ~0.5mm2 including the output buffer.    
 
-100
-80
-60
-40
-20
0
20
40
-23 -19 -15 -11 -7 -3 1 5 9 13 17
Pin [dBm]
In
p
u
t-
re
fe
rr
e
d
 p
o
w
e
r 
 [
d
B
m
]
Pin
IM3
 
   
-100
-80
-60
-40
-20
0
20
40
60
-25 -20 -15 -10 -5 0 5 10 15 20 25 30 35
Pin [dBm]
In
p
u
t-
re
fe
rr
e
d
 p
o
w
e
r 
 [
d
B
m
]
Pin
IM2
 
  
   (a)        (b) 
Fig. 2.22. Measured out-of-band intercept point curves for the filter: (a) IIP3 [f1 = 
275MHz, f2 = 375MHz, fIM3 = 100MHz],  (b) IIP2 [f1 = 375MHz, f2 = 375.1MHz, fIM2 = 
100kHz]. 
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Fig. 2.23. Die micrograph of the OTAs and filter in 0.13μm CMOS technology.  
(Reference OTA area: 0.033mm2, linearized OTA area: 0.090mm2). 
 
 
Table 2.4 summarizes its key performance parameters in contrast to other 
wideband lowpass filters. The 54.5dB dynamic range integrated over the 195MHz noise 
bandwidth is competitive with prior works having similar power consumption per pole, 
most of which were implemented under less voltage headroom constraints than with the 
1.2V supply in this design. The proposed linearization is independent of OTA topology, 
but the proof-of-concept design is comprised of a restrictive fully-differential OTA core 
in order to demonstrate the concept with a conventional topology. The last two columns 
in Table 2.4 indicate that the proposed linearization allows almost similar filter linearity 
performance (in-band IIP3 = 14.0dBm with 1.2V supply) by means of fully-differential 
OTAs as with the pseudo-differential OTAs in [32], in which an in-band IIP3 of 
16.9dBm was recently achieved with 1.8V supply. Apart from linearity considerations, 
the optimizations involving power consumption, input-referred noise, power supply 
noise rejection, and CMRR depend on the application-specific constraints. According to 
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the FOM comparison with the reference OTA in Table 2.2, the proposed linearization 
methods improves OTA linearity with favorable power and noise trade-offs. 
Furthermore, the most significant dynamic range improvement with the proposed 
technique can be achieved in bandpass designs, in which the noise is integrated over a 
narrow passband and the linearity improvement significantly reduces the power of the 
in-band distortion.           
 
Table 2.4 Comparison of wideband Gm-C lowpass filters. 
  [1] [7] [28] [29] [30] [31] [32] This work 
Filter order 5 5 8 4 7 5 3 2 
fc  (max.) 275 MHz 184 MHz 120 MHz 200 MHz 200 MHz 500 MHz 300 MHz 200 MHz 
Signal swing - 0.30 Vp-p 0.20 Vp-p 0.88 Vp-p 0.80 Vp-p 0.50 Vp-p - 0.75 Vp-p 
Linearity with 
max. Vinp-p 
- 
HD3, HD5: 
< -45dB 
THD: -50dB 
@ 120MHz 
THD: -40dB 
@ 20MHz 
THD: -42dB 
@ 200MHz 
THD: < -40dB 
@ 70MHz 
- 
IM3: -31dB 
**** 
@ 150MHz 
In-band IIP3 
 -12.5 dBV 
(0.5 dBm) 
7dBV     
(20dBm) 
- - - - 
3.9 dBV  
(16.9 dBm) 
1.0 dBV 
(14.0 dBm) 
In-band IIP2  - - - - - - 
19 dBV 
(32 dBm) 
20.7 dBV 
(33.7 dBm) 
Out-of-band 
IIP3 
 -8 dBV 
(5 dBm) 
- - - - - - 
-0.6 dBV  
(12.4 dBm) 
Out-of-band 
IIP2 
15 dBV 
(28 dBm) 
- - - - - - 
17.4 dBV 
(30.4 dBm) 
Power 36 mW 12.6 mW 120 mW 48 mW 210 mW 100 mW 72 mW 20.8 mW 
Power per 
pole 
7.2 mW 2.5 mW 15 mW 12 mW 30 mW 20 mW 24 mW 10.4 mW 
Input-referred 
noise 
7.8 nV/√Hz 
53.7 
nV/√Hz** 
- - - - 5 nV/√Hz 35.4 nV/√Hz 
Dynamic 
range 
44 dB* 43.3 dB*** 45 dB 58 dB - 52 dB - 54.5 dB*** 
Supply 
voltage 
1.2 V 1.8 V 2.5 V 2 V 3 V 3.3 V 1.8 V 1.2 V 
Technology 
65 nm 
CMOS 
0.18 μm 
CMOS 
0.25 μm 
CMOS 
0.35 μm 
CMOS 
0.25 μm 
CMOS 
0.35 μm 
CMOS 
0.18 μm 
CMOS 
0.13 μm 
CMOS 
 
* Reported spurious-free dynamic range.     ** Calculated from 9.3μVRMS in 30kHz BW.     *** Calculated from max. Vp-p, fc, and input-
referred noise density.     **** IM3 of -31dB measured close to fc ensures THD < -40dB. 
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2.7 Excess Phase Compensation 
Fig. 2.24 shows the block diagram of a bandpass (BP) biquad. The inset in the 
figure displays a model for an OTA in integrator configuration, where ro represents the 
OTA output resistance, Co represents the output capacitance, and Gm(jω) represents the 
transconductance that changes with frequency due to internal parasitic poles. 
Linearization introduces an additional pole ωc that could influence the filter response at 
high frequencies. This pole can be cancelled by adding resistor Rs = 1/(ωcC) in series 
with the load capacitor [33] to counteract the impact of excess phase on the quality 
factor based on the expression given in [2].  
 
Gm(jω)
Vo+
Vo-
ro
½C
Vi+
Vi-
OTA-C Integrator with Excess 
Phase Compensation
2Rs
Gm4
Vin
Gm2
Gm1
CA
CB
Gm3
 
 
VBP
½C
RsA
RsB
2Rs
Co
 
Fig. 2.24. Single-ended equivalent block diagram of a bandpass biquad. 
 
The linearized OTAs described in Section 2.4.1 were employed in a BP filter 
(Fig. 2.24) with fo = 100MHz, Gm3 = Gm4 = Gm/2, and Gm = Gm1 = Gm2 for simplicity 
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(implying ωc = ωc1 = ωc2). Series resistors RsA and RsB with CA and CB compensate for 
the phase shift from the linearization by creating zeros ωzA and ωzB: ωzA = 1/(RsACA) = 
ωzB =1/(RsBCB) = ωz = ωc. A small BW error remains after compensation due to the 
difference between ωz and ωc3 of Gm3 because ωzA(RsA, CA) and ωzB(RsB, CB) are 
optimized to cancel ωc1 and ωc2 of Gm1 and Gm2, respectively. Thus, the pole ωc3 is only 
partially cancelled since Gm1 ≠ Gm3. Nevertheless, the effect is small in the typical case 
(ω << ωc3). This BP filter achieves simulated IM3 of -72.0dB evaluated after an 
additional output buffer (Gm). Fig. 2.25 contains simulated plots of the frequency 
responses for different values of Rs from this example BP filter design. The plots show 
how the adjustment of Rs = RsA = RsB∙(CB/CA) during the design allows tuning of the 
quality factor to ~4 with Rs = 7Ω in this case, while fo does not change significantly.   
 
      
f o
 [
M
H
z
]
Q  
Rs [Ω]  
     (a)             (b) 
Fig. 2.25. BP filter simulations with different Rs values for excess phase compensation:  
(a) frequency responses, (b) quality factor and center frequency; where Rs = RsA = 
RsB∙(CB/CA).  
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2.8 Linearization without Power Budget Increase 
Attenuation-predistortion linearization offers the means to improve the linearity 
of a given OTA while preserving its AC characteristics without design changes in the 
OTA core, which is achieved at the expense of increased power, noise, and layout area. 
Another option is to redesign the two OTAs in the linearization scheme using half of the 
power in order to meet the same power budget as the original OTA. But, that approach is 
associated with a reduction of the OTA bandwidth as delineated in this appendix.  
To accomplish linearization with equal power budget, the currents Ib and Ib1 in 
Fig. 2.8 can be reduced by 50%, which requires increasing the W/L ratios of the 
transistors in the core (Mc) to obtain the same transconductance as before. Thus, the 
saturation voltage VDSAT of Mc becomes approximately half of the initial value. 
Furthermore, the ratio of transconductance to parasitic capacitance (i.e. fT) of both OTAs 
in the linearization scheme reduces due to the bias current decrease and width increase 
for Mc. Gain vs. frequency simulations of the linearized OTA (50% power reduction in 
each path) and the reference OTA revealed that the linearization with equal power 
reduces the effective 3dB bandwidth from 2.49GHz to 1.09GHz with 50Ω load. Table 
2.5 summarizes the key results from simulating the linearized OTA in comparison to the 
reference OTA with identical total power. High linearity through distortion cancelation 
(IM3 ≈ -77dB) is achievable, but limited to lower frequencies. Despite of this, the results 
indicate that higher FOM can be achieved with low-frequency linearization compared to 
the linearization with doubled power consumption.  
 
 48 
Table 2.5 Simulated comparison: OTA linearization without power consumption 
increase. 
OTA type 
VDSAT of 
input diff. 
pair (Mc) 
f3db with 
50Ω load 
Input-
referred 
noise 
Power 
IM3   
(Vin = 0.2 Vp-p)  
Normalized 
|FOM|*  
(at fmax) 
Reference                                           
(input att. = 
1/3) 
90 mV 2.49 GHz 9.7 nV/√Hz 2.6 mW 
-53.1 dB at 
fmax = 350MHz  
(-53.2 dB at 
100MHz) 
57.2 
Linearized                                 
(att. = 1/3 & 
compensation) 
54 mV 1.09 GHz 14.3 nV/√Hz 2.6 mW 
-77.1 dB at 
fmax = 100MHz  
119.2 
* See Table 2.3 for details. 
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CHAPTER III 
HIGH EFFICIENCY CLASS D POWER AMPLIFIER FOR LOW POWER 
APPLICATIONS 
 
3.1 Introduction  
The demand of high performance wireless personal area network has led to the 
development of various standards such as Bluetooth [34] and UWB [35]. These 
standards enable the transmission of high data rate with adequate power consumption. 
Other applications such as sensor networks require low data rates and longer battery life. 
These requirements have led to the development of low power standards such as 
ZIGBEE [36] and MICS [37], where the data rate are below 1 Mbp and communication 
range is limited to about 2-10m with the transmitted power being less than 0 dBm.  
Classical forms of implantable medical devices used magnetic coupling to 
communicate with external equipments. However, they require very close proximity of 
the reading device and they are prone to interferences from other radiating sources. 
Medical implant communication service (MICS) standard was developed to allow 
wireless connection between implantable medical chips and external equipment [38] for 
a distance of two meters or more [39]-[40]. To prolong the battery lifetime, MICS 
transceiver should be designed with the aim to minimize the power consumption. Since 
the sensitivity requirement of the implanted receiver is relaxed by the standard, the 
receiver power consumption can be minimized. On the other hand, the maximum 
allowed transmitter power of MICS standard should be limited to -2dBm [41]. To enable 
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the use of high efficiency transmitter, constant envelope modulation scheme is adopted 
by MICS system level designers. Constant envelope modulation allows the use of 
switching power amplifiers which exhibit high efficiency. Analysis and design of high 
efficiency power amplifier (PA) have been presented for high output power applications 
[42]-[44]. However, the growing demand on low output power transmitters make it 
necessary to develop new design techniques for high efficiency power amplifier. In this 
project the design and analysis of high efficiency power amplifiers for low output power 
applications will be presented and verified with experimental results. 
 
3.2 High Efficiency Power Amplifier Architectures  
The most common types of switching power amplifiers are class D PA and Class 
E PA. The main difference between class D and Class E is that the Class E PA uses 
harmonic shaping network to achieve zero voltage switching (ZVS) and thus it typically 
has higher efficiency than class D PA. In the following sections, an overview of both 
power amplifier classes are given with the advantages of each type in different 
applications. 
 
3.2.1 Class E PA 
Losses in switched mode power amplifier can be categorized into conduction 
losses due to finite switch resistance, and switching losses due to parasitic capacitor 
charging and discharging. To minimize conduction losses the switch on resistance 
should be minimized, however using large transistor to reduce the on resistance will 
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result larger parasitic capacitor and thus higher switching losses. Class E power 
amplifiers shown in Fig. 3.1 demonstrate high efficiency at high output power level 
since it uses soft switching and thus eliminates the switching losses [45]. The conditions 
to minimize the switching losses can be summarized as 
1) Voltage reaches zero before the switch turns on. 
2) Current flowing in the switch reaches zero before the switches turns off.  
3) The slope of the voltage at turn on is zero, which will help to insure high 
efficiency operation even if the switching is shifted from its optimum point.  
L C
RFC
RL
CpVin C1
 
Fig. 3.1. Class E power amplifier. 
Using these conditions, the value of the inductor, capacitors, and resistance are 
given by [45]  
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where VON is the transistor on voltage, and QL is the quality factor of the output tank. 
The derivation of (3.1) is given in [46], in which it was assumed that QL is large enough 
such that the current flowing into output load resistance can be represented by the 
fundamental component only. Neglecting the transistor on voltage VON, the load 
resistance can be calculated from (3.1) to be 916Ω for a supply voltage of 1V and output 
power of -2 dBm. In this case the value of the inductance should satisfy the high QL 
condition, L >> R /2πf. For MICS standard, the frequency of operation is around 400 
MHz, and the inductance at this frequency should be chosen such that L >> 364.5 nH. It 
is clear that the value of the inductor is too high and it will result very small value of the 
capacitor C. Hence, lower QL is desired in order to obtain more reasonable values of the 
circuit elements. Exact analysis for class E power amplifier with any value of QL is 
given in [47]. In general QL should not be too low in order to have low harmonic content 
at the output. For QL=1, the values of the circuit elements is given by [47] 
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2




, (3.2) 
At 400 MHz, the circuit element values are RL=636Ω, L=532.4nH, C=1.31PF, 
and C1=0.138PF, for output power of -2dBm and supply voltage of 1V.  Using these 
values, the efficiency of ideal Class E PA is greater than 90 %. However, the high 
inductance value requires the use of off-chip inductors and package parasitics should be 
included in the simulation. By adding a parasitic capacitor of 1 PF at the drain of the 
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transistor, the efficiency decreases to less than 20%. Even after adding a resonating 
inductor to cancel the effect of the parasitic capacitance, the efficiency increases to about 
46%. To achieve higher efficiency, the parasitic capacitor should be eliminated at 
harmonic frequencies. Although class E power amplifier shows superior efficiency, it is 
very sensitive to parasitics and the components values are not practical at low output 
power levels. 
  
3.2.2 Class D PA 
In class D switching PA [48], the voltage at the drain of the transistors takes the 
shape of a square wave that is filtered using the output tank. Fig. 3.2 shows class D 
power amplifier schematic and the associated voltage and current waveforms are 
depicted in Fig. 3.3. The efficiency of class D power amplifier is ideally 100%, however 
due to finite on resistance of the switches and the switching losses associated with 
charging and discharging of parasitic capacitors, the efficiency is typically around 70-
90% for class D operation. Assuming that the quality factor of the output filter is high 
enough, the output current can be assumed to have only the fundamental component and 
other harmonic components can be neglected. Since half of the load current flows into 
the NMOS switch, while the other half flows into PMOS switch, the losses associated 
with the finite transistor on resistance can be written as 
   4/21 PNopL RRIP  , (3.3) 
where Iop, RN, and RP are the peak value of the output current and the on resistance of 
NMOS and PMOS respectively. 
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Fig. 3.2. Class D power amplifier. 
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Fig. 3.3. Voltage and current waveforms of class D power amplifier. 
 
The switching losses due to charging and discharging of Cp is given by  
 2/22 fCVP pddL  , (3.4) 
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where Vdd is the supply voltage and f is the operating frequency. Since the voltage at the 
drain of the transistors is a square wave with a peak value of Vdd, the fundamental 
component of this square wave is 2Vdd/π. The peak value of the output current is given 
by  
 
L
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I

2
  (3.5) 
Hence the efficiency of class D power amplifier is  
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To enhance the efficiency, the on resistance of transistor should be minimized. 
Since the output power is RVP ddo
22 /2  , for low output power applications the value 
of the resistance should be high. Thus, the losses due to finite on resistance are lower for 
low output power since the ratio (RN+RP)/R become smaller. However the impact of the 
switching losses increases as the output power becomes smaller. Techniques to improve 
the switching losses in class D power amplifier are discussed in the following section. 
 
3.3 Zero Voltage Switching in Class D PA 
The efficiency of class D power amplifier can be improved by using soft 
switching to reduce the switching losses [49]. The key idea is to switch off NMOS and 
PMOS devices at earlier time (Duty cycle <50%) to allow the output current to discharge 
the parasitic capacitance as depicted in Fig. 3.4. In soft switched class D PA, the charge 
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on the parasitic capacitance is turned into useful output current and thus the efficiency is 
improved. In [49] the input voltage is assumed to be a sine wave and the amplitude of 
the sine wave is selected to achieve the required delayed switch turn off. 
 
time
Vgs,n
Vgs,p
Vds
Io
 
Fig. 3.4. Soft switching in class D power amplifier. 
 
However, at low output levels the output current is very small near the switching 
point such that it will not be enough to discharge the parasitic capacitance. To solve this 
problem, the current at the switching point should be high enough to discharge the 
parasitic capacitance. Reducing the quality factor of the selective network will allow 
higher harmonics to flow and the current Io will be closer to square waveform.  
The extra harmonics of the current Io can be filtered using adding an extra parallel LC 
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tank added to the circuit, but this will increase cost of passive components needed. In the 
proposed solution, the matching network will be used as a filter of these extra harmonics 
since it is a step-up matching network.   
For high power application, the load impedance should be small to get the 
desired output power. The value of the load resistance is oddL PVR
22 /2  . Since the 
antenna impedance is typically chosen to be 50Ω, matching network should be used. For 
high power application the required RL is typically less than 50Ω and step down 
matching network is used. On the other hand for low power application RL is higher than 
50Ω and a step up matching network is used. The step down matching network is shown 
in Fig. 3.5.  
 
L Cs
Rs
L
C R
 
Fig. 3.5. Step down matching network. 
 
The equivalent resistance Rs and capacitor Cs are given by  
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 (3.7) 
The inductance L in the step down matching network is used to resonate the 
capacitor and thus the input impedance equals Rs at the operating frequency. The step up 
matching network shown in Fig. 3.6 acts as a low pass filter and can be used to filter the 
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higher harmonics of the amplifier. The equivalent resistance Rp and inductance Lp of the 
matching network can be written as  
 
 
 LQL
RQR
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/11
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 (3.8) 
 
L
C R LpC RP
 
Fig. 3.6. Step up matching network. 
 
The capacitor C is chosen to resonate with the inductance Lp at the frequency of 
operation, thus the input impedance of the matching network is purely resistive. Since 
the step up matching network acts as a low pass filter, the quality factor of the output 
tank can be reduced to allow more current harmonics as shown in Fig. 3.7. Very low Q 
will result square current waveform and thus the current at the switching edge will be 
high enough to achieve zero voltage switching. The square current waveforms will result 
in higher Irms which in turn will increase the conduction losses in the MOS switches. The 
optimum current waveform is therefore somewhere in between the traditional sine wave 
and the square wave. In the following analysis, the first and the third order harmonics 
will be considered and optimized for the best efficiency.  
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The voltage at the drain of the transistors is a square wave with a finite fall and 
rise times. For simplicity, the rise and fall of the drain voltage is assumed to be of equal 
duration (ΔT) and a linear function of time, with the time origin chosen in the middle of 
the rising period.  
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Fig. 3.7. Proposed current waveforms in soft switched class D power amplifier. 
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The drain voltage can be represented by Fourier series  
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Taking into account the finite Q of the inductors, the admittance at the input of 
the matching network is given by  
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where rL2 is the resistance in series with the inductor L2 due to its finite quality factor. At 
the fundamental frequency, the input impedance of the matching network is purely 
resistive and it is given by 3.8. However at the harmonic frequencies, the impedance at 
the input of the matching network is  
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The capacitor C1 resonate with the inductor L1 at the operating frequency 
(ω0L1=1/ ω0C1), hence the voltage at the capacitor C2 at the harmonics of ω0 is  
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where rL1 is the resistance of the inductor L1. The current through the L1 is given by  
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The power loss in the resistor rL1 is then given by  
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The matching circuit acts as a low pass filter and thus the output current is 
mainly fundamental current at 0  
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Hence the power loss in the resistor rL2 is given by 
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Each transistor rms current is half the rms current of the resistor r1, and both 
transistors will be ON for only (T/2 –ΔT), thus the power loss due to finite transistor 
resistance is  
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where PN and PP are the losses due to NMOS switch and PMOS switch respectively, and 
αn = 1-2ΔT/T+sin(nω0ΔT)/nπ . 
Using (3.13) and ignoring the harmonics higher than the third order, the current 
through the inductor L1 can be approximated as  
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To achieve zero voltage switching, the charge on the parasitic cap should be 
converted to output current during a time of ΔT in which both transistors are off. Hence,  
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The duration T should be chosen to allow enough time to discharge parasitic 
capacitor, however higher values of T will affect the operation of the amplifier. 
Choosing T to be T/12 then  
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As mentioned before higher values of the third harmonic current component 
result less switching losses, however it will lead to high conduction losses due to finite 
resistance of switches. Assuming the third harmonic current component is less than the 
value given in (3.20) it will not be enough to achieve full zero voltage switching, the 
remaining charge on the parasitic capacitor and the associated switching losses are  
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Hence the total loss in class D power amplifier is given by the summation of all 
power losses  
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The inductor L2 and capacitor C2 are chosen to match the antenna impedance to 
the required impedance for certain output power. Since the inductor L1 will determine 
the band pass filter bandwidth and harmonic contents, the inductance value should be 
chosen to get the minimum losses. The condition to minimize the power losses can be 
obtained by differentiating the power loss with respect to the inductance value  
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The size of the switches should be chosen large enough to decrease their on 
resistance, however large switch size will result higher input capacitance and the power 
consumption of the pre-driver will increase due to higher switching losses. Since the 
switch resistance is inversely proportional to the transistor width, while the switch 
capacitance is directly proportional to the width, the transistor size should be optimized 
to minimize the power losses. The transistor on resistance and input capacitance can be 
written as  
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where Kr and Kc are supply and technology dependent constants. After adding the losses 
due to the input capacitance of the switches, the power losses take the form 
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The optimum transistor size is obtained by differentiating the power losses with 
respect to Wn and Wp 
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Using (3.23), the optimum transistor width can be written as 
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3.4 Circuit Level Implementation 
Class D switching power amplifier has been implemented for MICS standard at 
400 MHz with output power of -2dBm as specified by the standard. The power amplifier 
and its driver that provides the appropriate control for both switch types are discussed 
next in the following sections.  
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3.4.1 Class D PA Circuit  
The power amplifier is fabricated in CMOS 90nm technology. The technology 
parameters can be extracted from simulation and they are listed in Table 3.1.  
 
Table 3.1 Transistor parameters. 
Parameter Value 
Krn 0.5  10-3 Ωm 
Kcn 4.1  10-9 F/m 
Krp 1.43   10-3  Ωm 
Kcp 3.8  10-9 F/m 
 
 
Using the procedure outlined in section 3.3, the transistor sizes and passive 
component values are given in Table 3.2 for output power of -2dBm at 400 MHz. 
Simulations were done to obtain the optimum component values and they are also shown 
in Table 3.2 
 
3.4.2 PA Driver Circuit  
Power amplifier driver should convert the input sine wave to the square wave 
necessary to drive the switching amplifier. Power amplifier driver is implemented as a 
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series of inverters followed by delay control for the NMOS and PMOS switches as 
shown in Fig. 3.8.  
 
Table 3.2 PA circuit component values. 
Parameter 
Calculation  
(ΔT =T/12) 
Calculation  
(ΔT =T/10) 
Simulation 
L1 17.6 nH 13.1 nH 24 nH 
C1 9 PF 12 PF 6.6 PF 
L2 45.7 nH 45.4 nH 42 nH 
C2 2.9 PF 2.9 PF 2.5 PF 
Wn/Ln 36 / 0.08 47 / 0.08 36 / 0.08 
Wp/Lp 63 / 0.08 82 / 0.08 60 / 0.08 
 
 
Kn<Kp
Kp<Kn
Driver
PA
PMOS
Control
NMOS
Control
 
Fig. 3.8. Power amplifier driver circuit.  
 68 
 
The PMOS switch has a CMOS driver which consists of a small NMOS 
transistor and a large PMOS transistor. When PMOS switch is off, its gate voltage is at 
Vdd. During the transient from off-state to on-state of PMOS switch, the small NMOS 
transistor in its driver slowly discharges the switch gate to the ground potential. On the 
other hand, NMOS switch driver has large NMOS transistor size and thus it will switch 
to the off-state before the PMOS switches to on-state such that there is enough time for 
the ZVS to take place. When NMOS is switched from off-state to on-state, the small 
PMOS transistor in its driver will slowly charge the switch gate and thus ZVS will be 
achieved. 
 
3.5 Measurement Results 
The power amplifier was fabricated in UMC 90 nm process; the power amplifier 
occupies 400μm2 of chip area as shown in Fig. 3.9.  
Class D PA
 
Fig. 3.9. Class D PA chip micrograph. 
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The output tank and matching networks are off-chip as shown in Fig. 3.10.  
 
PA output
PA input
PA output tank and 
matching  network
Chip
 
Fig. 3.10. PCB of class D power amplifier. 
 
In order to absorb the trace inductance, its value has been taken into account 
when designing the matching network. The PCB trace connecting the passive 
components is much shorter than the wavelength at 400 MHz, hence it can be modeled 
using one inductor and two capacitors as shown in Fig. 3.11. For a standard FR-4 PCB 
with trace width of 6mil, the inductance per inch is approximately 20.9 nH and 
capacitance per inch is about 0.9 PF. 
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Fig. 3.11. PCB trace model. 
 
The simulated and measured output power of the class D power amplifier are 
shown in Fig. 3.12 for different supply voltages. The corresponding power amplifier 
efficiency is displayed in Fig. 3.13. 
Since the value of the parasitic capacitance at the output of the power amplifier 
might be larger than its estimated value of 1PF, the measured power efficiency is less 
than the values obtained from simulation. In addition, higher values of on resistance due 
to process variations, inaccuracies in the PCB trace parasitics values, or output passive 
component values also lead to lower efficiency.  
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Fig. 3.12. Output power versus supply voltage.  
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Fig. 3.13. Power amplifier efficiency versus supply voltage. 
 72 
The measured frequency response of the amplifier is compared to the simulated 
response as illustrated in Fig. 3.14. The power amplifier efficiency at different 
frequencies is shown in Fig. 3.15. It is clear that there is a slight shift in the frequency 
response due to passive component variations.  
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Fig. 3.14. Frequency response of power amplifier. 
 
The power amplifier response to FSK modulated signal with frequency 
separation of Δf=100 KHz is shown in Fig. 3.16. 
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Fig. 3.15. Power amplifier efficiency at different frequencies. 
 
 
Fig. 3.16. Power amplifier output for FSK modulated signal. 
 
 74 
CHAPTER IV 
HIGH EFFICIENCY CLASS A POWER AMPLIFIER WITH DYNAMIC BIAS 
CONTROL 
 
4.1 Introduction  
The demand for higher data rates over wireless channels has increased 
significantly over the last few years. To enable transmission of large amount of data, the 
state of art communication systems require efficient utilization of the available 
bandwidth. Traditional low power communication systems employs constant envelope 
signals to allow the use of high efficiency switching power amplifiers. The Linearity of 
such switching-type amplifiers is typically very poor thus it is only suitable for low data 
rate applications in which constant envelope signal can be used. Envelope modulated 
signals are widely used nowadays as they allow the transmission of higher information 
rate when compared to constant envelope signals over the same channel bandwidth [50]. 
While constant envelope signal permit the use of the highly efficient switching power 
amplifiers, variable envelope signals mandate the use of less efficient but more linear 
power amplifier classes. Since modulated signal has average power which is typically 8-
13 dB less than the peak power [50], the use of constant DC current and supply voltage 
to bias the power amplifier results poor efficiency at lower power levels which will lead 
to lower battery life in mobile transceiver systems.  
The efficiency of conventional class A power amplifier can be written as [51] 
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where Vop is the peak value of output voltage, RL is the load resistance, Vdd is the 
supply voltage and IDC =Vdd/RL is the DC current bias. The maximum efficiency is 50% 
which occur when Vop = Vdd and IDC = Vdd/R. Since the maximum output voltage swing 
is limited by the supply voltage and DC current, the DC current IDC and the voltage 
supply Vdd must be large enough to achieve high signal swing at signal peak power 
level. However, the high DC current will degrade the efficiency at the lower power 
levels. 
There are two techniques to build highly linear PA that has an acceptable 
efficiency especially at low output power levels. The first technique relies on enhancing 
the efficiency of linear amplifiers as illustrated in Doherty amplifiers [52], while the 
second technique is based on linearization of non-linear amplifier.  
The basic idea behind the Doherty amplifiers is to have two amplifiers, the main 
amplifier and an auxiliary amplifier as shown in Fig. 4.1. The main power amplifier is 
biased to operate at highest efficiency at the average output power and thus it has a DC 
current less than the required current at the maximum output power. When the input 
power is small enough the main PA operates in the linear mode and the auxiliary PA is 
turned off. As the input power increases the first PA operates in the gain-compression 
region and the auxiliary amplifier turns on such that it overcomes the gain compression 
of the main amplifier.  
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Fig. 4.1. Doherty amplifier concept. 
 
On the other hand, the high efficiency switching power amplifier can be 
linearized using either outphasing or envelop elimination and restoration [48] and [53]. 
Fig. 4.2 displays Khan envelop elimination and restoration technique in which 
switching amplifier is used to achieve high efficiency. The output signal of the switching 
PA is proportional to the supply voltage, thus by varying the supply voltage the required 
amplitude modulation is achieved. In outphasing topology, the linear amplification is 
obtained by separating the input signal into two constant envelop signals with proper 
phase delay which can be amplified using switching PA and then combined again at the 
output as depicted in Fig. 4.3. The output in this case is given by Vout = K cos(Δφ) 
cos(ω0t), where Δφ is the phase shift between the input signals of the power amplifiers. 
If the phase delay between the inputs of the two power amplifiers Δφ is made 
proportional to the arccosine of the input signal amplitude, the output will be linearly 
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proportional to the input signal amplitude. However, it is still very difficult to implement 
low loss and high isolation power combiner at the output of two PA’s [54]. 
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Linear 
Driver
Envelop 
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Fig. 4.2. Envelop elimination and restoration. 
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Fig. 4.3. Linear amplification using non linear amplifier (outphasing technique). 
 
In applications where high linearity is required Class A power amplifier is 
typically used as it offers the best linearity among other power amplifier classes. In 
applications where very high linearity is required, the linearity of class A power 
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amplifier can be further improved using one of the following techniques: Predistortion 
(analog / digital), feedback, feedforward, and adaptive bias. 
The Predistortion technique can be implemented in the analog or the digital 
domain. Analog Predistortion usually takes the form of attenuator at low signal level and 
no-attenuation at higher signal levels to compensate for the PA gain reduction at high 
signal levels. In the digital predistortion, DSP is used to compensate for the amplifier 
non-linearities by measuring the amplitude of the incoming signal and then apply the 
appropriate predistorted signal to the amplifier. It is also possible to dynamically change 
the correcting signal if the PA characteristics changes with time. 
Feedback techniques can be categorized into direct feedback and indirect 
feedback. Direct feedback refers to the conventional feedback technique by taking a part 
of the output signal and feed it back to the input. However, the main problem is the delay 
between the input and the output signal which will affect the linearity improvement and 
the stability of the system. The indirect feedback techniques include envelope feedback, 
Cartesian loop and polar loops. The envelope feedback forces the output envelope of the 
PA to follow the input envelope as shown in Fig. 4.4. The envelope feedback however is 
not able to linearize the PA if it is operating in the gain compression region. The 
Cartesian feedback (Fig. 4.5) and polar loop uses the base-band signal information 
available in a complete transmitter to linearize the PA. The feedforward concept is 
displayed in Fig. 4.6. The basic idea is to extract the non-linear distortion at the output of 
the power amplifier and then subtract it from the output of the power amplifier to have a 
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linear output signal. Delays are added to compensate for the delays in the main PA and 
error amplifier.  
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Fig. 4.4. Envelope feedback. 
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Fig. 4.5. Cartesian feedback. 
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Fig. 4.6. Feedforward linearization. 
 
The problem of gain-compression in PA can be alleviated by adjusting the bias of 
the PA to have higher gain. The effect of dynamic bias on the power amplifier linearity 
is discussed in the following section. 
The efficiency of class A power amplifier is poor at low output power levels. 
Class A PA efficiency can be improved by dynamic adjustment of the DC current and 
the supply voltage with the variation of the signal envelope. For a fixed supply voltage, 
the optimum value of the DC current level for the highest possible efficiency is IDC = 
Vop/RL. In this case the efficiency is given by [51] 
 
dd
op
V
V
2
  (4.2) 
Changing the supply voltage dynamically will also improve the efficiency as 
described in [55]–[56], in which discrete levels of supply voltage are used. High 
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efficiency DC-DC converters can also be used to control Vdd in a continuous fashion 
[57].   
As described in [55] the dynamically adjustment of the bias current enhances the 
linearity of the amplifier since it can be used to achieve flat gain at low and high power 
levels. The linearity of envelop modulated signal is typically measured using error vector 
magnitude (EVM), which degrades if the signal experience different gain at different 
power levels [58]. To achieve the maximum efficiency, the optimum DC current at a 
given output power level is proportional to the output voltage level (IDC = Vop /RL). 
However, if the bias current is made linearly proportional to the output voltage level, the 
linearity of the amplifier will degrade as the resulting gain of the amplifier will not be 
constant at different input power levels.  
In this project, the current of the power amplifier is dynamically adjusted with 
linear dependence on the input voltage. The gain of the preamplifier is adjusted 
accordingly to obtain constant overall gain and consequently good linearity. The 
relationship between the dynamic bias behavior and the linearity of the power amplifier 
is presented and techniques to improve the linearity further are proposed.  
 
4.2 Dynamic Bias of Class A Power Amplifier 
The output voltage amplitude Vom of the power amplifier can be expressed in 
terms of its nonlinear coefficients and input voltage amplitude Vim as Vom= a1Vim + 
0.75a3Vim
3 [48]. Hence, the gain of the power amplifier is G = a1 +0.75 a3 Vim2. For 
negative values of a3, the third order non-linearity of power amplifier will result in a gain 
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reduction as the input power increases. By using dynamic bias circuit, the DC bias 
current and consequently the amplifier gain should increase as the input power increases 
to compensate for this effect and thus result better linearity [59]-[61]. To achieve the 
maximum efficiency at lower output power, the DC current at low output power should 
be reduced to the optimum value of Vop/RL. Since the gain of the amplifier is a function 
of the DC current, lower current will lead to lower gain at low input power levels.  
In the proposed amplifier, the gain of preamplifier is increased to compensate for 
this gain reduction at low output power levels. At high output power levels the bias 
current of power amplifier is increased resulting higher gain. On other hand, the third 
order amplifier non-linearity causes a gain reduction as the input power increases. Hence 
the gain of the preamplifier should be adjusted taking into account the gain expansion 
due to higher DC bias current of power amplifier and the gain reduction due to non-
linear behavior of the amplifier. 
For a small variation in the DC gate-source voltage of MOS transistor, the DC 
current can be written as IDC = IDC0 + gm × ΔVGS. Hence, the gate-source voltage VGS 
should be made linearly proportional to signal amplitude in order to achieve the required 
linear DC current dependence on the output voltage. This can be easily done by using a 
linear envelope detector to control the gate-source voltage of the transistor. To enhance 
the amplifier stability, the envelope detector is placed at the input of the amplifier. 
Constant gain can be translated as a linear relation between input and output 
signal. Thus the inter-modulation distortion should be minimal for an amplifier that 
exhibit constant gain at the fundamental frequency component. The following analysis 
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will focus on the relationship between the gain at the fundamental and the third order 
inter-modulation components and the effects of the dynamic bias current on distortion. 
 
4.2.1 Dynamic Bias Effect on Amplifier Linearity  
The current of MOS transistor can be approximated using Taylor series as  
 33
2
21 imimim VgVgVgi  , (4.3) 
where gm1, gm2 and gm3 are Taylor series coefficients.    
The transconductance of MOS transistor is proportional to the current flowing 
through it and consequently the gate-source voltage VGS. For a small variation of gate to 
source voltage ΔVGS, the transconductance of the transistor can be approximated as 
 Vgsggg mmm  11101 , (4.4) 
where gm10 is the transconductance corresponding to the gate-source DC voltage of VGS0, 
and gm11 is the first order Taylor series coefficient. Equation (4.4) represents first order 
Taylor series expansion of transconductance as a function of the gate-source voltage 
VGS. Similarly the following expression can be written for gm2, and gm3  
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 (4.5) 
For a fixed transistor bias, the output current due to two tone input voltage is 
composed of the fundamental components, inter-modulation components and harmonic 
components.  The even order inter-modulation and harmonic components are widely 
separated from RF signal and can be easily filtered using low Q band-pass filter. 
Representing the two tone input in the form  
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Ignoring the even-order inter-modulation and harmonic components, the output 
current can be written as 
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 (4.7) 
The terms that contain third order harmonic component 3ω0 will be removed by 
the filtering action of the output tank and can be ignored. The third order nonlinearity 
produced an additional term at the fundamental frequency ω0 that cause gain 
compression for negative gm3 and inter-modulation components at frequencies (ω0+3Δω) 
and (ω0-3Δω).  
As mentioned before, the current can be increased to counteract the gain 
reduction caused by third order non-linearity. The following analysis reveals that the 
dynamic adjustment of the bias current will also help to reduce third order inter-
modulation components. For envelope modulated signal, the input voltage can be 
represented as  
  ttAVi 0cos)(  , (4.8) 
where A(t) is the time varying envelope. In the case of two tone input, the envelope is 
simply given by 2AmCos(Δωt). If the dynamic bias control circuit produces a bias 
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voltage that is proportional to the envelope of the input voltage, the DC bias current and 
corresponding gm can be approximate using first order Taylor series as  
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The absolute value function y=|x| is symmetric around x=0 and hence it can be 
approximated as a series of even order terms. Since the absolute value function is not 
differentiable at x=0, Taylor series expansion are not valid around x=0. Several 
optimization methods have been proposed for non differentiable functions that include 
numerical algorithms that overcome the problem of non-continuous derivative and 
approximation of the non differentiable function to a continuously differentiable 
function. However, the first derivative of the absolute value function changes from -1 for 
x<0 to 1 for x>0. Hence the conventional series approximation that is based on the 
derivative can’t be used, instead the coefficients of the function series approximation is 
chosen to minimize the error between the approximation and the original function. 
Writing the absolute value function y=|x| using only constant term and second order term 
yields 
 220 xxy    (4.10) 
For an input signal limited to –E<x<E, the coefficients α0 and α2 is chosen to 
minimize the mean square error between approximation and original function.  
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20   (4.11) 
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To minimize the error, derivative relative to α0 and α2 should be made equal to 
zero  
 
E
E
EE
EE
SS
16
15
,
16
3
3
5
4
5
,
32
0,0
20
022
2
20
20











 (4.12) 
 Equation (4.12) reveals that the coefficients α0 and α2 are function of the 
maximum envelope signal amplitude. For a two tone input, the output of ideal envelope 
detector is given by 
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where Ke is the gain of the envelope detector. In the simple case of two tone input, the 
spectrum of the rectified envelope |2Amcos(Δωt)| can be obtained using Fourier series  
     ...2cos85.0273.1cos2  tAAtA mmm   (4.14) 
Comparing the approximation in (4.13) to the exact solution given by (4.14) 
confirms that (4.13) represents an acceptable approximation of the envelope detector 
output. Since the effect of the fourth order term will result in second order harmonic 
which has been neglected in (4.13), the exact value of the second harmonic in (4.14) is 
slightly different.  
Using (4.9) and (4.10) gm1 is written in terms of the envelope amplitude  
 )(2211011101 tAKgKggg ememmm   , (4.15) 
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Using (4.3) and ignoring the even-order inter-modulation, the output can current 
can be expressed as  
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where even order inter-modulation and higher order harmonics have been neglected in 
the approximation. In case of two-tone input, A(t) = 2AmCos(Δωt), the output current 
takes the form 
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The condition to cancel third order inter-modulation components is  
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Using (4.18), (4.17) reduces to  
      ttAKggi memm 001110 coscos2    (4.19) 
Equation (4.19) reveals that the output consists of the fundamental component 
only and the third order inter-modulation has been eliminated.  
The preceding analysis has been done taking into account only second order 
representation of the envelope detector output, a more accurate analysis can be 
performed using higher order representation (Fig. 4.7). The third order non-linear 
coefficient gm3 will exhibit variation as VGS tracks the input envelope  
 )(2231031303 tAKgKggg ememmm   , (4.20) 
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In addition, more accurate representation of the absolute value function can be 
written taking into account up to the fourth order non-linearity 
 44
2
20 xxxy    (4.21) 
Minimizing the error function as before, the coefficients α0, α2, and α4 are 
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 (4.22) 
Using (4.22) and (4.9), gm1 can be written as  
 )()( 4411
2
211011101 tAKgtAKgKggg emememmm   , (4.23) 
 
 
Fig. 4.7. Second and fourth order approximations of the absolute value function. 
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The effect of the dynamic bias on gm3 given by (4.20) is neglected in the 
following analysis and simulation results will be provided to confirm the validity of this 
assumption. Repeating the analysis for the output current with a two tone input signal, 
and using (4.16) and (4.23), the output current for a two tone input signal is expressed as  
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 (4.24) 
The condition to cancel the third order harmonic in this case is given by 
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Using the condition above, the output current reduces to fundamental component 
and a fifth order inter-modulation product. In order to avoid having this fifth order inter-
modulation product, VGS control should be adjusted such that 
 )()( 440 tAKtAKVV eeGSGS  , (4.26) 
Repeating the analysis reveals that Ke and Ke4 can be chosen to eliminate the 
third and fifth order inter-modulation products. To verify the previous analysis, a power 
amplifier with envelope linearization has been designed and simulated. Fig. 4.8 shows 
single stage power amplifier schematic in which envelope signal is used to linearize the 
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amplifier. Fig. 4.9 depict the third order inter-modulation of the amplifier without 
linearization, with VGS=VGS0+Ke|A(t)|, and with VGS=VGS0+KeA2(t).  
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Fig. 4.8. Power amplifier linearization using envelope signal. 
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Fig. 4.9. Third order inter-modulation versus input amplitude for different control 
schemes. 
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As predicted by (4.18), the case in which VGS is controlled by the envelope |A(t)| 
has a good IM3 performance only at a specific input amplitude. On the other hand if VGS 
is made dependent on the square of the envelope signal, the IM3 is improved for the 
whole input amplitude range. Fig. 4.10 shows IM5 corresponding to different adaptive 
bias techniques. The fifth order inter-modulation is not much different than reference 
amplifier when VGS is made proportional to the square of the envelope signal A2(t), 
which confirms the validity of the assumption that the variation in gm3 can be neglected.  
However, for the case of VGS = VGS0 +|A(t)|, IM5 is degraded which can be explained by 
(4.24). 
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Fig. 4.10. Fifth order inter-modulation versus input amplitude for different control 
schemes. 
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As mentioned in (4.26) if k1A4(t) is added to the adaptive transistor bias VGS, The 
third and fifth order inter-modulation is improved as depicted in Fig. 4.11 and Fig. 4.12. 
The third order inter-modulation is improved over wider input range when compared to 
the previous case in which VGS is only dependent on signal envelope. 
 
VGS=VGS0+K0|A(t)|+K1A
4
(t)
IM
3
 (
d
B
c
)
VGS=VGS0+K|A(t)| VGS=VGS0
Vin
 
(mV)
 
Fig. 4.11. Third order inter-modulation versus input amplitude with improved control 
scheme. 
 93 
IM
5
 (
d
B
c
)
Vin
 
(mV)
VGS=VGS0+K0|A(t)|+K1A
4
(t) VGS=VGS0+K|A(t)| VGS=VGS0
 
Fig. 4.12. Fifth order inter-modulation versus input amplitude with improved control 
scheme. 
 
 
4.2.2 Efficiency Improvement Using Dynamic Bias  
As mentioned before, for the best efficiency the DC current should be Vop/RL. 
Hence the best efficiency is achieved when VGS = VGS0 + Ke |A(t)|, where Ke is chosen 
such that IDC is linearly proportional to the output voltage amplitude. Section 4.2.1 
shows that Ke can be chosen to cancel the effect of third order non-linearity and since 
third order non-linear coefficient a3 is typically small, the required Ke is typically small. 
In other words, the bias current should be slightly increased to counteract the gain 
reduction caused by non-linearities. However, the required Ke for good efficiency is 
much higher, which will be translated into higher gain variations and higher third order 
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inter-modulation and thus poor error vector magnitude (EVM). The proposed solution to 
overcome this problem is to adjust the gain of the preamplifier to have a flat gain and to 
reduce the inter-modulation components. As shown in Fig. 4.13, the bias of the 
preamplifier is also made dependent on the signal envelope.  
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Fig. 4.13. Efficiency enhancement through dynamic bias of power amplifier. 
 
Assuming that the envelope detector has a gain of unity, the gate-source voltage, 
DC current, and transconductance of the preamplifier can be written as  
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 (4.27) 
Similarly, the gate-source voltage, DC current, and transconductance of the main 
amplifier are given by  
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Ignoring the even order distortion and using the absolute value second order 
approximation given by (4.10), the output voltage of the pre-amplifier Voa takes the form  
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The output voltage of the power amplifier Vo is given by  
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As mentioned before, for the best efficiency, the current should be highly 
dependent on the input envelope, which will lead to a strong non-linear behavior. In 
order to minimize third order inter-modulation caused by the dynamic bias, bm
a
m gg 11  
should be approximately constant for any input level. In fact, a small second order 
dependence on the input amplitude will help to compensate for the third order non-
linearity of the transistor. Using (4.27) and (4.28), bm
a
m gg 11  can be approximated as  
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Following the analysis given in section 4.2.1, the third order inter-modulation is 
minimized when gain dependence on the square of the signal envelope is eliminated. 
 96 
 
    
0
1011
1011
2
2110111021101110 0)(


smallforG
gg
gg
G
tAGgGggGgGgg
aa
m
b
m
b
m
a
m
b
b
b
ma
a
m
a
ma
a
mb
b
m
b
m


 (4.32) 
The forth order dependence on the envelope in (4.31) will create unwanted fifth 
order inter-modulation products. In order to overcome transistor intrinsic non-linearities, 
the value of Gb should be chosen slightly different than the value given in (4.32) to 
create a small amount of third order distortion that cancels third order distortion due to 
gm3. To overcome the unwanted fifth order inter-modulation products, the bias voltage of 
the main power amplifier should take the form )()( 440 tAGtAGVV aa
b
GS
b
GS  . 
 
4.3 Power Amplifier Circuit Implementation  
To verify the proposed efficiency enhancement technique, a test chip was 
fabricated in UMC 90nm. The power amplifier is designed to drive a 50Ω load, with 
maximum output power of about 10dBm using a supply voltage of 1.2V. The DC current 
at the maximum output power is given by Vop/RL ≈ 20 mA. Using the proposed 
technique, the current is made linearly proportional to the input envelope. The complete 
PA diagram is depicted in Fig. 4.14 where RF chokes were replaced by LC tanks which 
help to filter the even order inter-modulation as well as signal harmonics. 
Coupling caps Cc1 and Cc2 and bias resistors R1 and R2 act as a high pass filter for 
the RF signal, and as a low pass signal for the bias voltage. Since the bias voltage is 
proportional to the signal envelope, it can be approximated as a series that contains even 
order terms. Hence the bias voltage consists of the even order harmonics of the envelope 
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and the cutoff of the bias network should be larger than maximum harmonic order 
needed to linearize the amplifier. Since the previous analysis shows that fourth order 
series represents a good approximation of bias voltage dependence on input envelope, 
the cut off frequency should be larger than 4 times the envelope bandwidth. The 
constrain on the bias network cutoff can be written as 
   02,12,1 2/124 fCRf cenv    (4.33) 
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Fig. 4.14. Power amplifier schematic. 
 
4.3.1 Envelope Detector Design  
The envelope detector circuit shown in Fig. 4.15 is used to extract the signal 
envelope from the RF signal. The transistor M1 acts as a diode which is connected to the 
envelope detector cap C2. Resistor R1 and capacitor C1 constitute DC decoupling circuit 
to enable adjustment of DC bias for proper operation of the envelope circuit. A replica of 
the envelope detection branch is used together with an operational amplifier in order to 
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eliminate non-linear effects caused by M1 variable gate-source voltage [62]. Since the 
envelope signal is usually limited to one or several megahertz range, the bias current of 
the envelope detector can be made very small. The bias currents Ib1 and Ib2 are chosen to 
be 20 μA, while achieving gm1, gm2 ≈ 0.6mA/V. The envelope detector capacitor is 
chosen to be 5 PF. The operational amplifier design used in the envelope detector and 
the gain blocks in Fig. 4.14 is discussed in the following section.  
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Fig. 4.15. Envelope detector schematic. 
 
4.3.2 Operational Amplifier Design  
The bias voltage of the power amplifier increases as the input voltage increases, 
hence the gain block Gb in Fig. 4.14 should be positive. On the other hand, the 
preamplifier bias should decrease as the input signal increases and thus Ga should be a 
negative gain block. Since the linearity of these gain blocks are very important, feedback 
inverting and non-inverting amplifiers shown in Fig. 4.16 are used.  
 99 
The same operational amplifier is used in the envelope detector as well as 
dynamic bias control circuits. In order to achieve high efficiency, the power 
consumption of the op-amp should be minimized while the gain of the op-amp should be 
high enough to achieve good linearity.  
+
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(a)          
       (b) 
Fig. 4.16. Dynamic bias amplifiers: (a) Gain stage of preamplifier (Ga). (b) Gain 
stage of power amplifier (Gb). 
 
The two stage op-amp visualized in Fig. 4.17 offer high gain and low power 
consumption for low GBW. The bias transistors M5 and M6 are biased at 100μA and 
50μA respectively. Miller compensation capacitor Cc is used to achieve good phase 
margin, and the resistor Rc is used to eliminate right hand plane zero as explained in 
[63]. The operational amplifier DC gain is around 51 dB and GBW is about 850MHz 
with phase margin of 85° as shown in Fig. 4.18. 
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Fig. 4.17.Two stage op-amp schematic.  
 
 
Fig. 4.18. Frequency response of the operational amplifier. 
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4.4 Experimental Results  
The test chip was fabricated in UMC 90nm and it occupies about 0.25 mm2 of 
active area. Chip micrograph is shown in Fig. 4.19. The power amplifier gain and 
linearity is measured at 400 MHz. 
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Fig. 4.19. Power amplifier chip micrograph. 
 
Resistors R1a and R1b in Fig. 4.16 are made variable with 4 bit control accuracy 
to set the gain of the dynamic bias of both the pre-amplifier and the main power 
amplifier. By switching the gain of the pre-amplifier dynamic bias control circuit to zero, 
the reference power amplifier can be characterized without the proposed efficiency 
enhancement technique. The bias current of main power amplifier in this case does 
increase slightly as the input power increases to compensate for the gain compression 
caused by third order transistor non-linearities as explained in section 4.2.1. The gain of 
 102 
the amplifier versus input power is shown in Fig. 4.20 with small signal gain of around 
20 dB. The output 1 dB compression point P1dB is about 9.2 dBm.  
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Fig. 4.20. Gain of the reference power amplifier.  
 
If the bias of the output power amplifier is made dependent on the signal 
envelope while leaving the preamplifier bias fixed, the gain will exhibit expansion as the 
input power increases as shown in Fig. 4.21. 
While the efficiency does improve, the EVM of such amplifier will be very poor 
due to different gain at different input power levels. By employing the dynamic bias 
control at both the pre-amplifier and the main power amplifier, the effect of this gain 
expansion can be eliminated as shown in Fig. 4.22. 
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Fig. 4.21. Gain of the power amplifier with dynamic bias only at the output stage.  
 
 
Fig. 4.22. Gain of the proposed dynamically biased power amplifier. 
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The output 1dB compression point in this case is around 8.7 dBm, which is 
slightly less than the reference case of fixed bias power amplifier. This small reduction is 
due to the non-linear relationship between transconductance and VGS. In other word, at 
higher input signal levels, the gain of preamplifier is reduced more than the increase in 
the gain of the main PA causing this slight reduction in 1dB compression point. The 
efficiency of the proposed technique is higher than the efficiency of the reference power 
amplifier as illustrated in Fig. 4.23. The power consumption of both amplifiers is shown 
in Fig. 4.24. As mentioned before, if the dynamic bias is applied only to the output stage, 
the gain will exhibit expansion and the inter-modulation components will be higher than 
the reference amplifier.  
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Fig. 4.23. Efficiency of the proposed dynamic bias amplifier and the reference amplifier. 
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Fig. 4.24. Power consumption of the proposed dynamic bias amplifier and the reference 
amplifier. 
 
 
The third order and fifth order inter-modulation components of the proposed 
dynamic bias amplifier, the reference amplifier and the amplifier with a fixed bias pre-
amplifier are displayed in Fig. 4.25 and 4.26 respectively.  
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Fig. 4.25. Third order inter-modulation of the proposed and the reference amplifiers. 
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Fig. 4.26. Fifth order inter-modulation of the proposed and the reference amplifiers. 
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The gain of the dynamic bias control circuit can be adjusted to achieve flat 
overall gain and to cancel the effects of transistor non-linearities such that the third order 
inter-modulation component of the proposed amplifier is better that the reference 
amplifier at high output power levels as seen in Fig. 4.25.  The proposed amplifier has 
higher third order inter-modulation component than the reference amplifier at lower 
power levels. This is due to the fact that the transconductance has been modeled as a 
linear function of the bias voltage VGS, however this is not accurate over a wide range of 
the input voltage and other non-linearities must be included in order to get more accurate 
results.  
Moreover, the fifth order inter-modulation of the proposed amplifier is higher 
than the reference amplifier which is attributed to the forth order term in (4.31) that is 
not corrected by using a linear bias control scheme. To achieve better performance at 
lower power levels and to solve the problem of high fifth order inter-modulation, non-
linear control should be implemented in the dynamic bias circuit as illustrated in section 
4.2.1. The advantage of proposed technique over conventional predistortion techniques 
is that the envelope frequency is relatively low and thus low speed ADC and DSP can be 
used to linearize the power amplifier. 
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CHAPTER V 
CONCLUSIONS 
 
An attenuation-predistortion technique was proposed to linearize 
transconductance amplifiers in Gm-C filter applications over a wide frequency range and 
across PVT variations. The high-frequency linearity enhancement is based on Volterra 
series analysis. Experimental results confirm the efficacy of the OTA linearization at 
high frequencies to obtain IM3 as low as -74dB with 0.2Vinp-p at 350MHz. 
Measurements of a biquad demonstrated that the linearization methodology is suitable 
for Gm-C filter applications requiring an overall IM3 ≤ -70dB up to the cutoff 
frequency. The proposed linearization approach is independent of the OTA architecture 
and robust due to the use of matched OTAs to cancel output distortion, resulting in an 
IM3 improvement of up to 22dB. Compensation for PVT variations and high-frequency 
effects is based on digital adjustment of resistors without changing the bias conditions, 
which would affect other design parameters. Hence, the main OTA can be optimized for 
its target application. Higher frequency operation of the proposed low pass filter is 
possible if other parasitic poles are taken into account.  Volterra series analysis can be 
extended to include the second order effects due to internal parasistic pole of OTA. By 
modifying the frequency compensation block to match the delay of the second order 
parasitic poles, higher linearization bandwidth can be obtained. 
High efficiency class D power amplifier has been implemented for applications 
that require low power consumption and low data rate transmission with constant 
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envelope signals. Design methodology of high efficiency power amplifier at low output 
power level was presented and verified with experimental results. The amplifier operates 
at 400MHz with output power of -2dBm and efficiency close to 60%. The output power 
and the efficiency have been given at different supply voltage and at different 
frequencies which demonstrate the high efficiency operation for different power levels. 
The amplifier operation with FSK modulated input signal is illustrated where low out of 
band spectral content is obtained.  
The analysis of dynamic bias effect on efficiency and linearity of power 
amplifier has been presented.  A dynamically biased class A power amplifier suitable for 
the transmission of envelope modulated signals has been fabricated. Measurement 
results shows that the proposed amplifier has about 18.5 dB of gain and efficiency up to 
35% at 400MHz and IM3 as low as 30dB at -14 dBm of input power. Compared to the 
reference amplifier without dynamic bias control, the IM3 is improved for high input 
levels and the efficiency is improved at low output power levels. Hence the overall 
efficiency is enhanced for envelope modulated signals which typically has peak to 
average power ratio of 6dB or more. The bias control design was based on the 
approximation that the transconductance vary linearly with the gate-source voltage of the 
transistor. Higher linearity is possible using advanced DSP to control the bias current of 
the power amplifier while taking into account the transconductance non-linearities and 
the transistor output resistance non-linearities. It is also possible to add even order 
nonlinear terms to the bias control network to allow more degrees of freedom that will 
result better control of the distortion cancellation. 
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